Senior Layout Design Engineer

Job description

Position Summary

We are seeking a highly skilled Senior Analog Layout Engineer to lead the physical layout of complex analog, mixed‑signal, and high‑performance IC designs. This role requires deep expertise in custom layout techniques, advanced process nodes, physical verification, and close collaboration with circuit designers to deliver silicon‑proven designs that meet stringent performance, reliability, and manufacturing requirements.

Primary Responsibilities

Own and execute the full layout lifecycle for analog and mixed‑signal IP blocks such as ADCs, DACs, PLLs, LDOs, bandgaps, amplifiers, and pixels. Collaborate closely with circuit design engineers to understand specifications, constraints, and performance trade-offs. Develop floorplans, layout strategies, and routing plans that optimize matching, noise performance, EM/IR robustness Perform custom layout of critical analog circuits using industry‑standard EDA tools (e.g., Cadence Virtuoso).

Ensure compliance with design rules (DRC), electrical rules (ERC), layout-vs-schematic checks (LVS), and parasitic extraction (PEX). Drive layout quality through guard‑ringing, shielding, isolation techniques, symmetry enforcement, and dummy placements. Work with foundry PDKs to interpret process rules, device models, and reliability requirements (ESD, EM, latch‑up). Generate and maintain layout documentation, checklists, and layout guidelines for internal use.

Prepare designs for tapeout, including final checks, documentation, and coordination with the fabrication team. Develop and maintain scripts to automate repetitive tasks, improving efficiency and consistency in the design process. Participate in technical reviews with design team and customer. Able to work independently and collaborate with local technical lead.

Position Requirements

Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or related field. 4-7+ years of experience in analog or mixed‑signal IC layout. Expert proficiency with Cadence Virtuoso or equivalent layout platforms. · Deep understanding of: Analog layout matching and common centroid techniques Low‑noise, low‑offset layout methodologies Parasitic‑aware design and optimization Strong understanding of DRC, LVS, PEX flows and physical verification tools (Calibre, Assura, PVS).

Ability to work in a fast‑paced, collaborative environment with designers, CAD engineers, and verification teams. Excellent communication and documentation skills.

About Us

Forza Silicon is a Business Unit in the Materials Analysis Division of AMETEK, Inc. Founded in 2001, Forza Silicon has established itself as an innovator and industry leader in the field of mixed-signal IC and CMOS imaging designs that have set the standard of the possible. Primarily through long standing customer relationships and partner referrals, Forza has grown to where today the company employs one of the industry’s largest and most experienced independent CMOS imaging engineering teams.

To learn more about Forza Silicon, please go to www.forzasilicon.com