Renesas Electronics
(Sr.) Staff Package Design Engineer - MIS substrate/FC expose die （ Experienced in Power or Gan is requried )
Listed on Renesas Electronics’s official careers site. Posted August 31, 2026. Check that it is still open and apply there.
Apply on Renesas Electronics’s careers site →Job description
Key Responsibilities
- Benchmark, select and qualify suitable materials, processes and assembly subcontractors (OSAT) or contract manufacturers (CM).
- Work with OSAT/CM to develop, run DOE to optimize processes, establish process spec & monitor and resolve process issues early in the production to ensure only parts with superior quality shipped to customer.
- Work with Product groups and Reliability team, qualify new packages and processes within required time frame & further address internal and external customer complains working with peers of Marketing, Product groups, Quality and Operations organization to satisfy growth in businesses.
- Ensure smooth transition into production & implement ramp up monitor.
- Participate in packaging roadmap development & focus on execution, develop and maintain technical expertise on advances and innovations in power SiP/modules, wafer level packaging, flip chip interconnects and panel level package.
- Establish & maintain package design rules.
Qualifications
Qualifications and Skills
- Doctorate/Masters / Bachelor’s degree in Physics, Chemistry, Mechanical, Electrical or Materials Engineering.
- >10 years of relevant experience in package development emphasizing power SiP/module, wafer level & flip-chip packaging.
- Strong understanding of power SiP/modules, wafer level/flip-chip packaging methods, assembly process knowledge, qualification methods, SPC and statistical analysis software.
- Strong interpersonal and communication skills.
- Strong analytical and presentation skills.
- Knowledge of wire-bonding & multi-chip module technologies is a plus.
More jobs at Renesas Electronics
ARM CPU Subsystem Design Leader
Kodaira, Japan
Altium Designer Trainer and Content Creator
San Diego, CA, United States
Altium Designer Trainer and Content Creator
Tokyo, Japan
Analog Circuit Design Engineer
Takasaki, Japan
Similar jobs at other companies
IC Package Design Engineer, Staff
Qualcomm · Hsinchu City, Taiwan
Staff Engineer Simulation and Package Design Methodology (f/m/div)
Infineon Technologies · Villach
Staff / Senior Staff Engineer Package Technology Development
Infineon Technologies · Singapore
Senior Engineer - IC Package Design
Qualcomm · Bangalore, India
Package Design Staff/Sr.Staff Engineer
Marvell Technology · Bangalore