ON Semiconductor · Suzhou, Jiangsu, China

External Manufacturing Staff Operation Engineer

Suzhou, Jiangsu, ChinaSenior individual contributorManufacturing & Production

Listed on ON Semiconductor ’s official careers site. Posted October 19, 2026. Check that it is still open and apply there.

Apply on ON Semiconductor ’s careers site →

Job description

onsemi is currently seeking an experienced Process Engineer to support and optimize wafer bumping & DPS manufacturing processes for high-volume semiconductor production. The successful candidate will be responsible for process development, process characterization, yield improvement, defect reduction, equipment qualification, and manufacturing support while ensuring compliance with quality and reliability requirements.

Relevant bumping experience may include UBM, photolithography, plating, reflow, wafer thinning, WLCSP, Cu pillar, solder bump, micro-bump, or advanced packaging technologies.

Responsibilities

  • Own and maintain wafer bumping processes to achieve yield, quality, cycle time, and cost targets.
  • Develop, optimize, and sustain bump & DPS related processes including: UBM deposition Photolithography Electroplating Reflow Wet etch/strip Wafer thinning and grinding Wafer saw Final wafer inspection
  • Conduct DOE, process characterization, and robustness studies for new products, materials, equipment, and process changes.
  • Perform root cause analysis and implement corrective/preventive actions for yield, reliability, and defectivity issues.
  • Lead failure analysis activities related to bump defects such as: Missing bump Non-wettable bump Bridging Voids Bump height variation

Oxidation Delamination Cracking

  • Establish SPC monitoring and process control plans.
  • Support qualification activities, customer requirements, and manufacturing change management.
  • Collaborate with Quality, Reliability, Product Engineering, Equipment Engineering, Suppliers, and Customers on technical issues.
  • Evaluate and qualify new materials, bump masks, tooling, and equipment.
  • Drive continuous improvement projects to enhance yield, productivity, and cost efficiency.
  • Provide technical training and guidance to process technicians and manufacturing personnel.

Qualifications

  • Bachelor's Degree or higher in: Electrical Engineering Electronic Engineering Materials Science Chemical Engineering Mechanical Engineering Semiconductor Engineering
  • Minimum 5 years of semiconductor manufacturing experience.
  • Minimum 3 years of direct wafer bumping process experience.
  • Strong knowledge of: Solder bump technology Cu pillar bumping WLCSP UBM process Electroplating Reflow process
  • Experience in high-volume semiconductor manufacturing environment.
  • Strong understanding of SPC, MSA, FMEA, Control Plan, 8D, and DOE methodologies.
  • Hands-on experience in process troubleshooting and yield improvement.
  • Proficient in statistical data analysis tools such as JMP, Minitab, or equivalent.
  • Familiar with semiconductor quality standards and customer qualification requirements.

More jobs at ON Semiconductor

Lab technician

Suzhou, Jiangsu, China

ONSZ Rel Lab Technician

Suzhou, Jiangsu, China

Process develop engineer

Suzhou, Jiangsu, China

Senior Engineer - Test

Suzhou, Jiangsu, China

Similar jobs at other companies

Senior Manager, External Manufacturing Operations

Thermo Fisher Scientific · Singapore

Sr Operation Staff - Srinagar

Deutsche Post · KISTWARD, Jammu and Kashmīr, India

Staff IT Operation Engineer

Lenovo Group · Argentina, Capital Federal, CABA

OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations.