Microsoft

Principal Silicon Design Verification Engineer

United States, California, Santa Clara, Mountain View, Oregon, Hillsboro, Texas, Austin, Washington, RedmondSenior individual contributorDesign

Listed on Microsoft’s official careers site. Posted October 20, 2026. Check that it is still open and apply there.

Apply on Microsoft’s careers site →

Job description

As a Principal Engineer - ASIC verification in the Data Processing Unit team you will be validating silicon to solve complex problems in a datacenter. You will interact with the architecture team to develop a programmable silicon implementation. This position is expected to be highly visible and impactful. The vast breadth of domains required to build our DPU silicon gives the perfect opportunity to experience different areas of expertise.

The depth required to solve complex engineering problems utilizes your experience and provides you with the perfect platform to shine and grow to the next stage in your career. As a Principal Engineer in the Data Processing Unit team, you will be validating silicon to solve complex problems in a datacenter.

  • Lead key components of functional validation of complex ASIC SOC using UVM/C test bench
  • Perform pre-silicon SoC verification, post-silicon validation by defining testing strategies
  • Work with cross functional teams, architecture, design, verification, partner teams for project execution and influence next generation designs
  • Develop test plan, C tests and infrastructure to complete functional validation of complex design and report bug/issues Running tests, debugging failures, creating stress and performance scenarios to meet test plan goals Actively participate in chip bring up and write test firmware to support various teams Innovate to improve validation efficiency through methodologies and tools
  • Coach and mentor others in your areas of expertise Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience. 10+ years of experience in pre-silicon validation with a proven track record of delivering high performance Network switches/accelerators, Central Processing Unit (CPU), Vector processors and Graphics Processing Unit (GPU's) or relevant experience.

Experience in UVM/C verification methodology Knowledge of Ethernet, TCP/IP, ROCEv2, MAC/PCS, Networking NIC/Switches. Proven track record with the definition and development of complex SoCs. In depth understanding of processors and peripheral interconnect bus protocols and architectures Strong proficiency in Verilog, System Verilog, and UVM based testbench environment. Experience building UVM testbenches, managing regressions, meeting code coverage and functional coverage goals to successful tapeout.

More jobs at Microsoft

Associate Creative Director, Art & Film

United States, Washington, Redmond, California, Mountain View

Creative Technologist

United States, Washington, Redmond, California, Mountain View, New York

Design Engineer II

United States, Washington, Redmond, California, Mountain View

Design Verification Engineer

United States, North Carolina, Raleigh

Similar jobs at other companies

Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)

BAE Systems · Nashua, New Hampshire, United States

Senior Staff Engineer Pre-Silicon Verification AMS

Infineon Technologies · Austin, TX, Andover, MA, USA, Warwick, RI

SOC Design Verification Engineer– Pre-Si/Post-Si Verification

Qualcomm · Tijuana, Baja California, Mexico

OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations.