MediaTek · Singapore
Physical Verification Sign-off Engineer
Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
Apply on MediaTek’s careers site →Job description
- Responsible for Full-chip Physical Verification Sign-off in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.
- Co-work with Place & Route team to resolve full-chip layout integration issues.
- Coordinates with internal IP owners on IP related issues.
- Coordinates with Manufacturing Team on DRC related issues.
- Provide automation solutions to improve efficiency in tape-out flow.
- Report on tapeout issues #LI-WC1
More jobs at MediaTek
AI ASIC Memory Compiler Engineer
Singapore
Similar jobs at other companies
Senior Staff Physical Verification CAD Engineer
Marvell Technology · Singapore
AME - Task Sign off Maintainer
Lockheed Martin · Holsworthy, AUS
Physical Verification Engineer
Qualcomm · Bangalore, India
Physical Verification Engineer (Lead/Staff/Sr Staff) - Custom Silicon Group
Qualcomm · Bangalore, India
EDA Tooling, Release & Sign-off Engineer
Synopsys · Dublin, Ireland