MediaTek · Bangalore

Senior/Staff Physical Design Engineer

BangaloreSenior individual contributorDesign

Listed on MediaTek’s official careers site. Listed as of November 6, 2026. Check that it is still open and apply there.

Apply on MediaTek’s careers site →

Job description

Lead Block Coordinator (APR / Physical Design) — 10+Yrs (Innovus)

  • 10+ years of ASIC/SoC Physical Design / APR experience in a reputed product company, with multiple tapeouts.
  • Senior Block Coordinator responsible for planning/execution and closure of 15+ blocks.

Strong hands-on expertise in Cadence Innovus

  • floorplan, place/opt, CTS, route, and ECO closure at block level.
  • Proven ability to drive timing closure (setup/hold), MMMC, constraints/exceptions alignment, and QoR improvement across blocks.
  • Solid experience in congestion/routability debugging (macro placement/pin access/blockages/density) and driving closure actions with clear metrics.
  • Experience across advanced and lower/mature nodes (e.g., 2/3/4/6nm).
  • Strong understanding of block signoff readiness and coordination for DRC/LVS, SI-aware optimization, and IR/EM closure with signoff teams.

Mandatory scripting/automation

  • strong Tcl (Innovus) for flow execution, report parsing, and QoR tracking; Python/Perl/Shell preferred.
  • Strong cross-team coordination with STA/DFT/Synthesis/CAD.

More jobs at MediaTek

DFT Engineer

Bangalore

Similar jobs at other companies

Physical design Engineer

NXP Semiconductors · Bangalore

Principal Physical Verification Engineer

NXP Semiconductors · Bangalore

Physical Design Engineer, Lead Engineer Senior

Qualcomm · Hyderabad, Telangāna, India

Physical Verification Engineer

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations.