Design Engineer II
Listed on Cadence Design’s official careers site. Posted October 2, 2026. Check that it is still open and apply there.
Apply on Cadence Design’s careers site →Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview
Key Responsibilities: Verification Infrastructure: Simulation testbenches in C/C++/RTL and lead the development of reusable UVM environments.
Advanced Verification
Champion the integration of formal verification, and AI-driven coverage analysis.
Cross-Functional Collaboration
Partner with microarchitecture, RTL design, and software teams to align verification plans with ISA requirements.
Required Qualifications
B.Tech/M.Tech in ECE with Experience in SystemVerilog/UVM and C/C++ for architectural modeling. Experience with processor integration (e.g., RISC-V or ARM) and industry-standard protocols like AMBA/PCIe. Expertise in scripting (Perl, Python, or Tcl) for verification flow automation. Proven track record in verifying complex pipelines, memory subsystems, or ISA implementations. We’re doing work that matters. Help us solve what others can’t.
More jobs at Cadence Design
Area Sales Manager
NOIDA
HRIS Architect
NOIDA
Similar jobs at other companies
Staff / Senior Staff Engineer Digital Design (RTL Design)
Infineon Technologies · Singapore