Senior Principal Design Engineer
Listed on Cadence Design’s official careers site. Posted October 12, 2026. Check that it is still open and apply there.
Apply on Cadence Design’s careers site →Job description
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Responsibilities
Focus on high-speed interface PHY IP physical implementation, develop necessary scripts or tools to enhance current PD design flow. Work in product projects, including but not limited to: complete the project tasks; solve design issue and provide flow to check and avoid similar issue; analyze and summarize PPA optimization methodologies and results, implement optimal design parameters and flows for different projects.
Job Requirement
-BS with minimum 9+ years of experience. MS with minimum 7+ years of experience.
- Strong physical design experience in the digital implementation domain including Floorplan, CTS, STA, Physical verification, Power analysis.
- Solid background in circuits, electronics, physics, be willing to learn new technology for cutting edge process node and advanced design methodology.
- Skilled in scripting language, such as Perl, C shell, TCL, Makefile, Python.
- Familiar with EDA tools like Innovus, ICC, Calibre, Tempus, PrimeTime, etc. We’re doing work that matters. Help us solve what others can’t.
More jobs at Cadence Design
Analog Design Engineer II
Nanjing
Design Engineer II
Nanjing
Layout Designer
Nanjing
Lead Design Engineer
Nanjing
Similar jobs at other companies
Principal Formal Design Verification Engineer
Microsoft · India, Karnataka, Bangalore
RISCV CPU Design Verification Principal Manager/ Engineer
Qualcomm · Bangalore, India
Principal Engineer/Senior Staff Engineer- CPU Software & Hardware Co-Design Engineer (ML Systems)
Qualcomm · Bangalore, India