Asic III – AMZ010066
Listed on Amazon’s official careers site. Posted November 6, 2026. Check that it is still open and apply there.
Apply on Amazon’s careers site →Job description
MULTIPLE POSITIONS AVAILABLE
Employer
Annapurna Labs (U.S.) Inc.
Offered Position
ASIC III – AMZ010066
Job Location
11815 Alterra Pkwy, Austin, TX 78727
Job Number
AMZ010066
Position Responsibilities
Design and validate high-bandwidth memory and DDR memory physical layer interfaces for machine learning accelerator chips and system-on-chip architectures. Integrate third-party intellectual property blocks into complex system-on-chip designs and perform advanced 2.5D packaging design for memory subsystems. Perform post-silicon validation and characterization of memory subsystems including bring-up, debug, and performance optimization.
Define and implement boot-up initialization sequences, reset flows, and training algorithms for memory controllers and physical layer circuits. Collaborate with physical design teams to define timing constraints and review clock distribution networks for memory interfaces. Perform advanced system-level debugging and root-cause analysis of complex functional and performance issues through bring-up, characterization, validation, and production phases.
Collaborate with third-party intellectual property vendors and memory device manufacturers to resolve technical issues and optimize performance parameters. Drive cross-functional technical teams to resolve complex functional and performance issues in production environments.
More jobs at Amazon
ASIC Test Engineer, Annapurna Silicon Operations
US, TX, Austin
AWS Account Manager, EdTech
US, TX, Austin
AWS Application Security Manager, AWS Proactive Security
US, TX, Austin
Account Manager, Startups, US Central Team
US, TX, Austin
Similar jobs at other companies
ASIC Verification Engineer
NVIDIA · US, TX, Austin
Senior ASIC Verification Engineer
NVIDIA · US, TX, Austin
ASIC & FPGA Design Engineer
Lockheed Martin · Liverpool, NY
ASIC & FPGA Design Engineer - E2
Lockheed Martin · Liverpool, NY
Principal ASIC Design Engineer
Fortinet · Sunnyvale, CA, United States