Qualcomm · Santa Clara, CA
Power Management IC Design
Listed on Qualcomm’s official careers site. Posted September 17, 2026. Check that it is still open and apply there.
Apply on Qualcomm’s careers site →More jobs at Qualcomm
ASIC Design Verification Engineer (Santa Clara, CA)
Santa Clara, California, United States of America
CPU Physical Design Timing Engineer
Santa Clara, California, United States of America
CPU SRAM Design & Layout Engineer
Santa Clara, California, United States of America
CPU Server Physical Design Clock Engineer
Santa Clara, California, United States of America
Similar jobs at other companies
Digital & Power Circuit Design Engineer, Sr Staff - Andover, MA
Lockheed Martin · Andover, MA
Senior Staff Engineer, Power Device Modeling and Product Design
Infineon Technologies · El Segundo, CA
Analog Design Lead - Power Management
Apple · Austin, United States of America
Analog Design Lead - Power Management
Apple · Cupertino, United States of America
Design & Verification Engineer, Analog Power Management (7682)
Taiwan Semiconductor · Austin, TX, US