OpenNash Jobs
NVIDIA · Santa Clara, CA

NVIDIA 2027 Internships: Hardware Design for Test (DFT)

US, CA, Santa ClaraDesign

Listed on NVIDIA’s official careers site. Posted October 13, 2026. Check that it is still open and apply there.

Apply on NVIDIA’s careers site →

Job description

By submitting your resume, you acknowledge that your Hardware Design for Test (DFT) internship application will be processed in accordance with NVIDIA’s Applicant Privacy Policy and you agree to our Terms of Service . We’ll review resumes on an ongoing basis, and a recruiter may reach out if your experience fits one of our many internship opportunities. NVIDIA pioneered accelerated computing to tackle challenges no one else can solve.

Our work in AI and digital twins is transforming the world's largest industries and profoundly impacting society — from gaming to robotics, self-driving cars to life-saving healthcare, climate change to virtual worlds where we can all connect and create. Our internships offer an excellent opportunity to expand your career and get hands on experience with one of our industry leading Hardware teams. We’re seeking strategic, ambitious, hard-working, and creative individuals who are passionate about helping us tackle challenges no one else can solve.

Throughout the 12-week full-time internship, students will work on projects that have a measurable impact on our business. We’re looking for students pursuing either an M.S. or Ph.D. degree within a relevant or related field.

What we need to see

Must be actively enrolled in a university pursuing either an M.S. or Ph.D. degree in Electrical Engineering, Computer Engineering, or a related field, for the full duration of the internship; anticipated graduation date ( month and year ) must be clearly indicated on a resume or CV to be considered.

Course or internship experience related to the following areas could be required:

  • Design for Test (DFT), Digital Design, Test Architecture and DFT Planning, Static Timing Analysis (STA), Pre-Silicon and Post-Silicon Issue Debug Scan Chain
  • Design and ATPG, Boundary
  • Scan and JTA, Memory BIST (Built-In Self-Test), Logic BIST and Compression (EDT, Streaming Scan Network), At-Speed and Delay Testing (verifying the chip works at its rated frequency) Depending on the internship role, prior experience or knowledge requirements could include the following programming skills and technologies: Perl, TCL, C, C++, Python, Synopsys, TetraMAX, Cadence Modus, Linux ​ Click here to learn more about NVIDIA, our early talent programs, benefits offered to students and other helpful student resources related to our latest technologies and endeavors.

Our internship hourly rates are a standard pay based on the position, your location, year in school, degree, and experience. The hourly rate for our interns is 20 USD - 71 USD. You will also be eligible for Intern benefits . ​ Applications are accepted on an ongoing basis. This posting is for an existing vacancy. NVIDIA uses AI tools in its recruiting processes. NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer.

As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

More jobs at NVIDIA

ASIC Design Engineer

US, CA, Santa Clara

Similar jobs at other companies

Hardware Engineer Stf/ Digital Design

Lockheed Martin · Owego, NY

Senior Electrical Hardware Design Engineer

General Dynamics · Dedham, MA, US

#Hardware Design Engineer

Qualcomm · San Diego, California, United States of America

Senior Electrical Hardware Design Engineer

BAE Systems · Westminster, Colorado, United States

Baseband Hardware Design Engineer

Qualcomm · San Diego, California, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations.