ASIC Engineer Intern, Architecture
Listed on Meta Platforms’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
Apply on Meta Platforms’s careers site →Job description
Meta is seeking an ASIC Engineer Intern, Architecture to join our Infrastructure organization. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure efficiently operates and upon which our innovative services are delivered. By holding this role, you will be an integral member of an ASIC team to build accelerators for some of our top workloads enabling our data centers to scale efficiently.
You will have an opportunity to work with AI/ML experts in the company, help architect state-of-the-art machine learning accelerators and contribute to modeling these accelerators. Come work and learn alongside our expert engineers to build “Green” data center accelerators.
Responsibilities
Work on advanced architecture, algorithms and models targeting for GenAI and deep learning solutions. Analyze and map data center workloads to ASIC architecture; Develop architecture projections, kernels, performance and functional models to validate the architecture. Implement and analyze numerical algorithms and enhanced architecture for the data center accelerators. Implement various models needed for the validation of the accelerators.
Qualifications
Currently has, or is in the process of obtaining, a Master's Degree in Electrical Engineering, Computer Engineering or related areas Programming skills in C, C++ or related Object Oriented Programming
- Knowledge of Computer Architecture concepts such as processor architecture, memory systems and on-chip interconnection networks
- Must obtain work authorization in the country of employment at the time of hire and maintain ongoing work authorization during employment Intent to return to degree-program after the completion of the internship/co-op Currently has, or is in the process of obtaining, a PhD degree in Electrical Engineering, Computer Engineering or related areas Experience in GenAI or machine learning architectures or related experience Experience in developing AI kernels, CUDA programming, parallel programming, C++ code for hardware simulators and exposure to performance and numerical analysis of ASIC designs Creativity and problem solving capabilities
More jobs at Meta Platforms
ASIC Engineer, Architecture Kernel Development
Sunnyvale, CA +1 more
ASIC Engineer, Foundry and IP
Sunnyvale, CA +1 more
ASIC Engineer, Implementation - Timing
Sunnyvale, CA +1 more
ASIC Engineer, Performance Architecture and Modeling
Sunnyvale, CA +1 more
ASIC Engineer, Power
Sunnyvale, CA +1 more
Similar jobs at other companies
ASIC & FPGA Design Engineer - E2
Lockheed Martin · Liverpool, NY
ASIC & FPGA Design Engineer Sr
Lockheed Martin · Boulder, CO
ASIC Timing and Methodology Engineer
Qualcomm · Tijuana, Baja California, Mexico
ASIC Design Engineer
Qualcomm · San Diego, California, United States of America
Senior Principal ASIC Implementation Engineer
BAE Systems · Manassas, Virginia, United States