MediaTek · HsinChu
Timing/EM signoff analysis engineer/technical manager
Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
Apply on MediaTek’s careers site →Job description
1
- Develop the Timing/EM signoff criterion for leading process node and 3DIC. 2
- Maintain the Timing/EM Signoff criterion ,provide issue solving and consultant for projects on abnormal/unfixable timing/EM violation 3
- Develop new Timing/EM signoff methodology to be applied during chip synthesis/APR/STA/EM . 4 SPICE correlation for new timing/EM signoff criterion 5 Regression test for every signoff methodology by STA violation/slack analysis, EM results 6 Post-silicon data analysis for silicon-proven timing/EM signoff criterion
More jobs at MediaTek
Similar jobs at other companies
STA Design Engineer - Static Timing Analysis - Cork, Ireland
Qualcomm · Cork, Ireland
Internship - Synthesis & Timing/Area RTL Design Analysis (f/m/div)
Infineon Technologies · Munich
Staff Applications Engineer - Timing Signoff & Power Integrity
Synopsys · Raanana, Israel
Lead Full-chip STA and timing signoff Engineer
Advanced Micro Devices (AMD) · Bangalore, India
NPU EMIR (PDN) Signoff Engineer, Senior
Qualcomm · Bangalore, India