Senior Staff/Staff Power Integrity Engineer
Listed on MediaTek’s official careers site. Listed as of October 23, 2026. Check that it is still open and apply there.
Apply on MediaTek’s careers site →Job description
MediaTek’s Data Center team is at the forefront of innovation, driving the development of cutting-edge technologies that power the world's most advanced data centers. We are a dynamic group of system architects, packaging technology developers, and SoC design experts dedicated to creating high-performance, efficient, and reliable solutions. Our team collaborates closely to push the boundaries of technology, ensuring optimal performance, power efficiency, and scalability for data center applications.
Join our Data Center team and be a part of the technological revolution that is shaping the future of data centers. If you are passionate about innovation and have the expertise to drive strategic technology development, we would love to hear from you. The Senior Power Integrity Engineer is responsible for the design and analysis of Power Delivery Networks (PDNs), encompassing voltage regulators, PCBs, substrates, and silicon dies, to drive strategic technology development for data center SoCs.
Key responsibilities include conducting power integrity pathfinding, developing both detailed and reduced-order PDN models, and optimizing PDN performance through comprehensive time-domain and frequency-domain analysis. This role requires proficiency in scripting and design automation, as well as expertise in analytical methods and commercial simulation tools (e.g., 2.5D EM solvers) to extract PCB and package impedance profiles and generate accurate N-port models.
Location
San Jose, CA/Austin, TX/Portland, OR #LI-WC2
More jobs at MediaTek
3DIC Memory DTCO Engineer
San Jose, CA
Memory Packaging Engineer
San Jose, CA
Package Development/NPI Engineer
San Jose, CA
Performance Modeling Engineer
San Jose, CA
Similar jobs at other companies
Principal Engineer, Signal-Integrity and Power-Integrity
SK Hynix · San Jose, CA
Sr. Staff Packaging Engineer- Process Package Integrity & Bumping
Qualcomm · San Diego, California, United States of America
Staff Engineer, Power Integrity
Celestica · Austin, TX, US
SOC Clock & Power Management Validation Engineer, Staff
Qualcomm · Tijuana, Baja California, Mexico
Digital & Power Circuit Design Engineer, Sr Staff - Andover, MA
Lockheed Martin · Andover, MA