RF Analog Layout Engineer (FinFET Technology)
Listed on Capgemini’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
Apply on Capgemini’s careers site →Job description
CAPGEMINI ENGINEERINGAt Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities.
Where you can make a difference. Where no two days are the same.YOUR ROLEWe are looking for an RF-focused Analog Layout Engineer with expertise in FinFET nodes. The candidate will design layouts for high-frequency analog/RF blocks, ensuring optimal performance under stringent parasitic and matching constraints.
Key responsabilities
Layout design for RF circuits such as LNAs, mixers, VCOs, and PLL sub-blocks in FinFET technologyOptimize routing for high-frequency signals, minimizing parasitic capacitance and inductanceImplement shielding strategies (coaxial, differential, ground shields) to reduce coupling and crosstalkAddress EM/IR reliability for high-current RF paths and ensure compliance with advanced DRC/LVS rulesApply matching techniques for RF differential pairs and passive components (inductors, capacitors)Collaborate with RF designers to meet performance targets for gain, noise figure, and phase noiseEnsure compliance with color-aware routing and multi-patterning constraints for RF metal layersYOUR PROFILEMinimum 5 years hands-on experience in RF layout design at
FinFET nodesDeep understanding of parasitic control for high-frequency circuitsFamiliarity with EM modeling, substrate coupling, and isolation techniquesProficiency in RF-aware EDA tools and post-layout simulation flowsKnowledge of reliability and aging effects in RF devices and mitigation strategiesExperience with RF sign-off flows and EM extraction toolsAbility to optimize layout for low phase noise and high linearityScripting skills for RF layout automation and verificationWHAT YOU’LL LOVE ABOUT WORKING HEREJoin a multicultural and inclusive team environment.Enjoy a supportive atmosphere promoting work life balance.Hybrid work.Your career growth is central to our mission.
Our array of career growth programs and diverse professionals are crafted to support you in exploring a world of opportunities.Access valuable training and certifications in cutting edge technologies.Engage in exciting national and international projects.Health and life insurance.Referral program with bonuses for talent recommendations.Great office locations.ABOUT CAPGEMINICapgemini is an AI-powered global business and technology transformation partner, delivering tangible business value.
We imagine the future of organizations and make it real with AI, technology and people. With our strong heritage of nearly 60 years, we are a responsible and diverse group of 420,000 team members in more than 50 countries. We deliver end-to-end services and solutions with our deep industry expertise and strong partner ecosystem, leveraging our capabilities across strategy, technology, design, engineering and business operations.
More jobs at Capgemini
Analog Layout Engineer (FinFET technology)
Fundão, Lisboa - Expo, VNG - Cais Gaia
(Senior) Cloud Engineer (w/m/d)
Muenchen, Stuttgart, Koeln, Hamburg, Frankfurt, Nuernberg, Erfurt, Dortmund, Berlin, Ratingen, Ingolstadt, Wolfsburg
(Senior) Cloud Engineer (w/m/d)
Muenchen, Stuttgart, Nuernberg, Frankfurt, Hamburg, Duesseldorf
(Senior) DevSecOps Engineer (w/m/d)
Muenchen, Stuttgart, Frankfurt, Hamburg, Duesseldorf
Similar jobs at other companies
Staff Engineer Analog Layout
Infineon Technologies · Hanoi
Staff Engineer Analog Layout
Infineon Technologies · Penang
Senior Analog Mixed-Signal IC Layout Engineer
Astera Labs · Singapore City
Senior Analog Layout Engineer
Ciena · Ottawa +1 more
Tech Lead Analog Mixed-Signal IC Layout Engineer
Astera Labs · Singapore City