PCIe Senior/Lead Software Engineer
Listed on Arista Networks’s official careers site. Posted June 4, 2026. Check that it is still open and apply there.
Apply on Arista Networks’s careers site →Job description
Who You'll Work With Operating right where hardware meets software, the Platform team builds the foundation for our networking ASICs and supporting infrastructure. PCIe software engineers write the code that manages high speed communication between hardware components in our switches. We work with hardware, diagnostics, and software engineers to maximize bandwidth and improve reliability on the PCIe links.
What You'll Do
As part of this team, you’ll work on projects like: Bringing up pcie links on new hardware designs Tuning pcie parameters on root ports, bridges, and end points Modifying the linux pci drivers and virtual memory allocation Using AER and DPC to improve error visibility and resiliency Developing userspace software that mediate between networking ASICs, FPGAs, and PCIe bridges. Measuring hardware read and write performance Develop automated tests using C, C++ and Python to validate your features.
Qualifications
Strong engineering and Computer Science fundamentals. 8+ years fluency in C or C++. Python experience an added bonus. Solid understanding of PCIe hardware and software drivers PCIe state machine, ltssm, tlp, credit flow control knowledge a plus Experience with PCIe switches Significant hands-on experience diagnosing problems, troubleshooting issues, and fixing bugs in low-level firmware If you’re passionate about performance optimizations and enjoy working at the hardware/software boundary, the Platform team is a perfect choice!
More jobs at Arista Networks
BIOS Senior/Lead Software Engineer
Austin, TX, United States
BIOS Software Engineer
Austin, TX, United States
Linux Kernel Senior/Lead Software Engineer
Austin, TX, United States
Linux Kernel Software Engineer
Austin, TX, United States
PCIe Software Engineer
Austin, TX, United States
Similar jobs at other companies
Principal Engineer , Software/Firmware - CXL/PCIe
Marvell Technology · Santa Clara, CA
ARM Server Platform I/O & Interconnect Software Architect (PCIe, CXL & Interrupt Architecture)
Qualcomm · Santa Clara, California, United States of America, Austin, Texas, Folsom, Hillsboro, Oregon, San Diego
System Development Eng, PCIe, AWS PCIe and Signal Integrity Team
Amazon · US, WA, Seattle
Sr. Staff/Principal PCIE Subsystem Architect
Qualcomm · Santa Clara, California, United States of America, Austin, Texas, San Diego
Principal PCIe Application Engineer
Micron Technology · San Jose, CA