SerDes System Validation Engineer
Listed on Apple’s official careers site. Posted November 17, 2025. Check that it is still open and apply there.
Apply on Apple’s careers site →Job description
In this highly visible role, you will actively work within Analog-Mixed/Signal design team and participate in validation and debug of embedded circuits; collaborating with many subject areas to enable the world’s premiere products. You will closely work with a talented group of Analog-Mixed/Signal designers working diligently to deliver hard IPs to Apple’s products while exceeding the highest expectations of quality, innovation and efficiency!
At Apple, we work every single day to craft products that enrich people’s lives. And in doing so face great challenges as SOC/PHY design complexity continues to increase. If you have strong fundamentals and a track record of tackling technical challenges. If you are inspired by your curiosity and eagerness to learn new skills and to improve the value and impact of your work. If you like to be tuned to the bigger-picture while diving deeply into the details to innovate and solve problems.
If you love working with people and teams with multifaceted strengths to accomplish great things. If you like fire-fighting when challenges occur while keeping a phenomenal team spirit. If you care about society and have demonstrated leadership skills through dedication to great causes. We have an opportunity for a forward-thinking and especially hardworking system validation engineer with strong background in high speed serial links.
As a member of our dynamic team, you will have the rare and rewarding opportunity to work on upcoming products that will surprise and delight millions of Apple’s customers every day! And all of this while enjoying a great culture where you own your career.
More jobs at Apple
ESD Engineer
Austin Metro Area, United States of America
Engineering Project Manager (Business AI on SAP), IS&T Enterprise Systems
Austin Metro Area, United States of America
Engineering Project Manager (SAP), IS&T Enterprise Systems
Austin Metro Area, United States of America
Gate-level SigEM/SEB/FIT CAD Engineer
Austin Metro Area, United States of America
Similar jobs at other companies
System Validation Engineer (AI Accelerator Platform)
Qualcomm · Tijuana, Baja California, Mexico
Graphics System/Silicon Validation Engineer
Qualcomm · San Diego, California, United States of America
Sr. DevOps Engineer (System Validation)
Super Micro Computer · San Jose, California, United States
System Verification & Validation Technical Lead
BAE Systems · Rockville, Maryland, United States
Principal Validation and Hardware Design Engineer (SerDes)
Marvell Technology · Santa Clara, CA