Sr. PD Methodology Engineer, Annapurna Labs - Cloud Scale Machine Learning
Listed on Amazon’s official careers site. Posted August 19, 2026. Check that it is still open and apply there.
Apply on Amazon’s careers site →Job description
Annapurna Labs (our organization within Amazon Utility Computing) designs silicon and software that accelerates innovation. Customers choose us to create cloud solutions that solve challenges that were unimaginable a short time ago—even yesterday. Our custom chips, accelerators, and software stacks enable us to take on technical challenges that have never been seen before, and deliver results that help our customers change the world.
Amazon provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries.
Custom SoCs (System on Chip) live at the heart of Amazon Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, Trainium Systems (our custom designed machine learning inference and training datacenter servers). Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies.
We’re looking for an ASIC Physical Design Methodology Engineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.
Key job responsibilities
Define, develop and deploy innovative physical design and verification methodologies (RTL2GDS) for ML Accelerator chips in advanced nodes
Drive Optimizations in CAD flows/methodologies for PPA and TAT improvements
Work with EDA tool vendors to evaluate new methods, resolve bugs, improve usability.
Fine tune cloud infrastructure to improve compute and storage utilization for physical design work.
Interface directly with RTL, Physical Design, Package Design, DFT teams to improve methodologies and efficiencies.
Be able to independently troubleshoot digital tool flow usage and deploy solutions;
Fluent in scripting languages such as TCL, Python, etc. and able to build scalable and efficient flows to support parallel design developments
Create Dashboard and Central reports for project tracking and visualizing QoR/stats
A day in the life
More jobs at Amazon
Category Analyst, Category Analytics
US, TX, Austin
Similar jobs at other companies
Power Methodology and Modeling Engineer - New College Grad 2026
NVIDIA · US, TX, Austin
ASIC Design Engineer, Tools and Methodology Development
NVIDIA · US, TX, Austin
ASIC Timing and Methodology Engineer
Qualcomm · Tijuana, Baja California, Mexico
Emulation Performance Methodology & Debug Engineer
Qualcomm · Tijuana, Baja California, Mexico
Senior Engineer Digital Verification and Methodology
Infineon Technologies · Lexington, KY