Sr. Physical Design Engineer - Static Timing Analysis, Annapurna Labs, Cloud Scale Machine Learning
Listed on Amazon’s official careers site. Posted October 8, 2026. Check that it is still open and apply there.
Apply on Amazon’s careers site →Job description
AWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS’s services and features apart in the industry. As a member of the UC organization, you’ll support the development and management of Compute, Database, Storage, Internet of Things (IoT), Platform, and Productivity Apps services in AWS, including support for customers who require specialized security solutions for their cloud services.
We are seeking an experienced Sr. Physical Design STA Engineer to build the next generation of our cloud server platforms. Our success depends on our world-class infrastructure; we’re handling massive scale and rapid integration of emergent technologies.
As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of Hardware in our data centers including technologies such as AWS Inferentia which is a machine learning inference product designed to deliver high performance at low cost.
You’ll provide leadership in the application of new technologies to large scale deployments in a continuous effort to deliver a world-class customer experience. This is a fast-paced, intellectually challenging position, and you’ll work with thought-leaders in multiple technology areas. You’ll have relentlessly high standards for yourself and everyone you work with, and you’ll be constantly looking for ways to improve our products' performance, quality and cost.
We’re changing an industry, and we want individuals who are ready for this challenge and want to reach beyond what is possible today.
Key job responsibilities
- Develop & maintain flows for block and full-chip level static timing analysis
- Write, debug & validate timing constraints for blocks and full-chip.
- Run Static Timing Analysis and give frequent feedback to team members and leads.
- Provide guidance on how to fix timing issues (generate ECOs, fix constraint issues).
- Develop scripts to automate running timing analysis and generate reports.
- Be a highly-valued member of our start-up like team through excellent collaboration and teamwork with other physical design engineers as well as with the RTL/Arch. teams
About the team
Utility Computing (UC)
Inclusive Team Culture
Here at Amazon, it’s in our nature to learn and be curious. Our employee-led affinity groups foster a culture of inclusion that empower us to be proud of our differences. Ongoing events and learning experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon (gender diversity) conferences, inspire us to never stop embracing our uniqueness.
Work/Life Balance
We value work-life harmony. Achieving success at work should never come at the expense of sacrifices at home, which is why we strive for flexibility as part of our working culture. When we feel supported in the workplace and at home, there’s nothing we can’t achieve in the cloud.
Diverse Experiences
Amazon values diverse experiences. Even if you do not meet all of the preferred qualifications and skills listed in the job description, we encourage candidates to apply. If your career is just starting, hasn’t followed a traditional path, or includes alternative experiences, don’t let it stop you from applying.
More jobs at Amazon
Machine Learning - Compiler Engineer , AWS Neuron, Annapurna Labs
US, CA, Cupertino
Similar jobs at other companies
Static Timing Analysis Design Engineer / Physical Design
NXP Semiconductors · Austin
Physical Design Engineer
Qualcomm · Tijuana, Baja California, Mexico
CPU Physical Design Engineer
Qualcomm · Austin, Texas, United States of America
Physical Design Lead, Static Timing Analysis
Alphabet · Sunnyvale, CA, USA