ASIC Design Verification Engineer, Digital Signal Processing
Listed on Alphabet’s official careers site. Listed as of October 13, 2026. Check that it is still open and apply there.
Apply on Alphabet’s careers site →Job description
info_outline About the job In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
In this role, you will define and execute the verification strategy for high-speed Physical Layer (PHY) digital blocks. This role focuses on the functional and mathematical verification of complex DSP algorithms, digital-analog boundaries, and signal processing logic. This position requires a strong technical foundation in communication theory, fixed-point arithmetic, and mixed-signal co-simulation. The AI and Infrastructure team is redefining what’s possible.
We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide. We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future.
From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more. Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US
$163000 - $236000 (USD) + 15% bonus target + equity + benefits Learn more about benefits at Google .
More jobs at Alphabet
ASIC Design Verification Manager, Google Cloud
Sunnyvale, CA, USA
ASIC Design Verification Manager, TPU Compute
Sunnyvale, CA, USA
ASIC Design Verification Technical Lead, High-Speed DSP
Sunnyvale, CA, USA +1 more
Antenna Design Engineer, Google Pixel
Mountain View, CA, USA
CMF Execution Designer
New Taipei, Banqiao District, New Taipei City, Taiwan
Similar jobs at other companies
ASIC Design Verification Engineer (Santa Clara, CA)
Qualcomm · Santa Clara, California, United States of America
ASIC & FPGA Verification Engineer Stf - E4
Lockheed Martin · Denver, CO, Sunnyvale, CA
ASIC & FPGA Design Engineer - E2
Lockheed Martin · Liverpool, NY
SOC Design Verification Engineer– Pre-Si/Post-Si Verification
Qualcomm · Tijuana, Baja California, Mexico
ASIC Design Verification Engineer, Amazon Leo
Amazon · US, TX, Austin