Silicon Design Manager, RTL Machine Learning, Accelerator Design
Listed on Alphabet’s official careers site. Listed as of October 13, 2026. Check that it is still open and apply there.
Apply on Alphabet’s careers site →Job description
info_outline About the job In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
More jobs at Alphabet
ASIC Design Verification Engineer, Machine Learning
Sunnyvale, CA, USA
Data Center Power Optimization Engineer
Sunnyvale, CA, USA
Engineering Manager, Borglet Machine Learning
Sunnyvale, CA, USA
Engineering Manager, Data Residency and Fast Compliance
Sunnyvale, CA, USA
Hardware Validation Engineer, Data Center Engineering Labs
Sunnyvale, CA, USA
Similar jobs at other companies
Processor ASIC RTL Design Engineer
Qualcomm · San Diego, California, United States of America
RTL Methodology Silicon Design Engineer
Advanced Micro Devices (AMD) · Austin, Texas
ASIC/RTL Design Engineer for High-speed Interfaces
Qualcomm · San Diego, California, United States of America
Director, Silicon Design
Microsoft · United States, North Carolina, Raleigh, California, Mountain View
Senior FPGA/Silicon Design Engineer
Microsoft · United States, Washington, Redmond, California, Mountain View