Senior Silicon Design Verification Engineer, YouTube Video Accelerators
Listed on Alphabet’s official careers site. Listed as of October 13, 2026. Check that it is still open and apply there.
Apply on Alphabet’s careers site →Job description
info_outline About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. As a part of the Design Verification (DV) role in the Argos IP team, you will ensure the functional correctness of custom video codec ASICs for YouTube by managing a specialized High-Level Synthesis (HLS) workflow that requires verification at both the C/C++ and RTL levels.
You will be responsible for bridging the gap between algorithmic intent and hardware implementation, employing a hybrid strategy that includes C++ software testing, C/RTL co-simulation, and traditional SystemVerilog/ Universal Verification Methodology (UVM) testbenches to guarantee equivalence and compliance. Your role demands comprehensive ownership of the verification life-cycle, from architectural planning and mixed-abstraction debugging to final coverage closure, while continuously refining methodologies to handle the specific complexities of HLS-based silicon design.
At YouTube, we believe that everyone deserves to have a voice, and that the world is a better place when we listen, share, and build community through our stories. We work together to give everyone the power to share their story, explore what they love, and connect with one another in the process. Working at the intersection of cutting-edge technology and boundless creativity, we move at the speed of culture with a shared goal to show people the world.
We explore new ideas, solve real problems, and have fun — and we do it all together.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.
US
$163000 - $236000 (USD) + 15% bonus target + equity + benefits Learn more about benefits at Google .
More jobs at Alphabet
Antenna Design Engineer, Google Pixel
Mountain View, CA, USA
Design Verification Engineer, Silicon
Mountain View, CA, USA
Packaging Design Engineer, Platforms and Devices
Mountain View, CA, USA
Physical Design Engineer, FullChip/ASIC Implementation
Mountain View, CA, USA
Pixel Watch Industrial Designer, Devices and Services
Mountain View, CA, USA
Similar jobs at other companies
Senior Staff Engineer Pre-Silicon Verification AMS
Infineon Technologies · Austin, TX, Andover, MA, USA, Warwick, RI
SOC Design Verification Engineer– Pre-Si/Post-Si Verification
Qualcomm · Tijuana, Baja California, Mexico
Senior FPGA/Silicon Design Engineer
Microsoft · United States, Washington, Redmond, California, Mountain View
Design Verification Engineer, Silicon
Meta Platforms · Sunnyvale, CA +3 more