OpenNash Jobs
Advanced Micro Devices (AMD) · San Jose, California

Sr Solutions Engineer-FPGA/PCIe

San Jose, CaliforniaFull-timeSenior individual contributorOperations

Listed on Advanced Micro Devices (AMD)’s official careers site. Posted September 9, 2026. Check that it is still open and apply there.

Apply on Advanced Micro Devices (AMD)’s careers site →

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward.

Join us and, together, we’ll advance your career.

THE ROLE

Join our team to architect and develop cutting-edge hardware/software co-design solutions for ASIC/FPGA-based acceleration across a wide range of applications—such as networking, storage, automotive, aerospace, and emerging AI/ML workloads. You will design high-performance hardware acceleration engines and embedded software that orchestrates them, enabling next-generation compute platforms.

THE PERSON

You are passionate about modern processor architecture, digital design, and system-level validation. You thrive in collaborative environments, communicate effectively across global teams, and bring strong analytical and problem-solving skills. You are eager to learn and tackle complex technical challenges.

KEY RESPONSIBILITIES

Participate in technical role in all phases of the product development cycle from new product exploration, architecture through implementation, prototyping, validation, productization and support including but not limited to architecture, design, and documentation for Ips Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be developed RTL Development: Design, verify, and validate high-performance logic using System Verilog/Verilog.

You will focus on the data and control path, implementing deigns for PCIe (Gen 6/7), CXL, UAL, Ethernet, and DDR5/6.

System Level Integration

Utilize the standard ASIC flows , AMD (Xilinx) Vivado ecosystems to integrate custom IP with other subsystems Pre-Si Verification: Perform pre-silicon verification and emulation to ensure functional correctness and performance Post-Si Validation: Lead the "Bring-up" process in the lab. Perform post-silicon validation, debugging complex interactions between the embedded software and hardware fabric PREFERRED EXPERIENCE: Hands-on experience with ASIC/FPGAs RTL Expertise: Expert in SystemVerilog/Verilog, synchronous design, and timing closure for high-speed logic Protocols: Knowledge of PCIe, AXI, DDR, and Ethernet.

Familiarity with CXL or UAL is highly desirable Verification: Familiarity with UVM-based verification frameworks and emulation platforms (Palladium, Protium, Zebu)

Validation

Experience in hardware debugging Tools: Proficiency in Python, Tcl, Makefiles, and Shell scripting for automation ACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical Engineering LOCATION: San Jose CA This role is not eligible for visa sponsorship. #LI-RL1 Benefits offered are described: AMD benefits at a glance . AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.

AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

More jobs at Advanced Micro Devices (AMD)

DFT Architect

San Jose, California

Similar jobs at other companies

FPGA Firmware Engineer / FPGA Design Engineer

Qualcomm · San Diego, California, United States of America

FPGA Engineer Lead

Lockheed Martin · Orlando, FL

Intern Engineer - FPGA

General Dynamics · Bloomington, MN, US

Senior FPGA Engineer

Infineon Technologies · San Jose, CA

ASIC & FPGA Design Engineer - E2

Lockheed Martin · Liverpool, NY

OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations.