[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Texas Instruments jobs](https://jobs.opennash.com/companies/texas-instruments/) · [Search jobs](/search/)

Texas Instruments · Santa Clara, CA

# Design Verification Engineer - APS

Santa Clara, CA, United States Full-time Design 

Listed on Texas Instruments’s official careers site. Posted October 16, 2026. Check that it is still open and apply there.
[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25018803)

[OpenNash Jobs](https://jobs.opennash.com/) / [Texas Instruments](https://jobs.opennash.com/companies/texas-instruments/) / Design Verification Engineer - APS

## Job description

Change the world. Love your job. Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment and other hardware systems before pattern generation/mask development. The role will require working independently from the product development team who designed the devices to confirm adherence to known design rules, procedures, and best practices.

Additional job functions include analyzing equipment to establish operating data and conducting experimental tests and evaluating results to confirm the device meets all requirements in the specifications. You may also run software simulations, selecting components and equipment based on analysis of specifications and reliability. As a Design Verification Engineer you may also review vendor capability to support product development.

Requires a BS degree or equivalent experience in the design of equipment, components or circuitry.

## Qualifications

Minimum requirements Minimum education (i.e., bachelor's degree in electrical engineering)

### Minimum of 8+ years of experience Preferred qualifications

Preferred qualifications: Experience using UVM, Verilog, SystemVerilog, Python Developing verification strategies, and building scalable UVM-based testbenches
- Drive functional and code coverage to closure
- Participate in code and testbench reviews, mentor junior team members, and contribute to methodology improvements
- Strong background with EDA design tools and UNIX design environment Understanding of analog circuits and systems, particularly power systems Experience with formal verification methods and tools
- Ability to establish strong relationships with key stakeholders critical to success, both internally and externally
- Strong verbal and written communication skills and an ability to work directly with customers
- Ability to quickly ramp on new systems and processes
- Demonstrated strong interpersonal, analytical and problem-solving skills
- Ability to work in teams and collaborate effectively with people in different functions
- Ability to take the initiative and drive for results
- Strong time management skills that enable on-time project delivery
- Strong verbal and written communication skills

## At a glance
- Posted by the employer: Oct 16, 2026
- First seen by OpenNash: Oct 18, 2026
- Last checked: Oct 18, 2026
- Listed for: 2 days
- Location: Santa Clara, CA, United States
- Employment type: Full-time[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25018803)

## More jobs at Texas Instruments

### [Analog IC Design Engineer | BCP](https://jobs.opennash.com/companies/texas-instruments/jobs/215d10d8b4e6d2689158/)

Santa Clara, CA, United States

### [Design Verification Engineer (Digital Mixed Signal)](https://jobs.opennash.com/companies/texas-instruments/jobs/98d3d2c839528b0e0dee/)

Santa Clara, CA, United States

### [Design Verification Engineer - Analog Mixed-Signal (AMS) | BCP](https://jobs.opennash.com/companies/texas-instruments/jobs/52f4e5bd31b3eefcc183/)

Santa Clara, CA, United States

### [Digital IC Design Engineer | Advanced Power Solutions](https://jobs.opennash.com/companies/texas-instruments/jobs/eb0ab9c05262263248f7/)

Santa Clara, CA, United States

### [Digital IC Design Engineer | BCP](https://jobs.opennash.com/companies/texas-instruments/jobs/deab7c6bc80bbdf91957/)

Santa Clara, CA, United States

## Similar jobs at other companies

### [SOC Design Verification Engineer– Pre-Si/Post-Si Verification](https://jobs.opennash.com/companies/qualcomm/jobs/52cd325798071ca28842/)

Qualcomm · Tijuana, Baja California, Mexico

### [Mechanical Engineer Design Verification Checker](https://jobs.opennash.com/companies/lockheed-martin/jobs/4e7ba518aa7393e46d7a/)

Lockheed Martin · Englewood, CO, Littleton

### [Senior Design Verification Engineer - FPGA](https://jobs.opennash.com/companies/bae-systems/jobs/2d624621f44b30e90e78/)

BAE Systems · Nashua, New Hampshire, United States

### [Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/151f60d5e149749eb194/)

Microsoft · United States, North Carolina, Raleigh, Texas, Austin

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)