[Skip to main content](#main-content)

[ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/)

Texas Instruments · Bengaluru, Karnataka, India

# Lead AVV Engineer

Bengaluru, Karnataka, India Manager or lead Operations 

Listed on Texas Instruments’s official careers site. Posted October 21, 2026. Check that it is still open and apply there.
[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25018766)

[OpenNash Jobs](https://jobs.opennash.com/) / [Texas Instruments](https://jobs.opennash.com/companies/texas-instruments/) / Lead AVV Engineer

## Job description

Change the world. Love your job.

### About Team

ASM Auto Group develops safety-compliant automotive MCUs for EV, HEV, traction inverters, onboard chargers, BMS, and body and chassis control. We are at a pivotal moment in automotive technology, and this role offers a chance to work on cutting-edge MCUs with real-world impact. If you want to solve complex technical challenges in fast-growing segments, we encourage you to apply.

### Position Overview

We are seeking an experienced AVV technical leader with 5+ years of pre-silicon and post-silicon functional validation experience to own subsystem-level validation strategy for automotive MCUs. You will define functional validation methodology, lead complex root-cause investigations, drive functional bring-up on silicon, and make evidence-based silicon readiness recommendations. You will work as a technical peer with Architecture, Design, RTL Verification, and Firmware teams.

### Key Responsibilities
- Own functional validation strategy and sign-off for complex subsystems (e.g., Ethernet MAC, functional safety, clock/reset/power, multicore interactions)
- Define requirements-to-test traceability, functional coverage closure criteria, and sign-off readiness Architect reusable validation frameworks spanning emulation platforms and silicon test environments
- Lead first-silicon functional bring-up and silicon functional test execution
- Lead complex root-cause analysis across firmware, RTL, emulation models, and silicon
- Validate cross-peripheral interactions with DMA, interrupts, clock switching, and low-power transitions
- Lead fault-injection campaigns and functional safety validation evidence (ISO 26262)
- Define pre-silicon to post-silicon correlation and test reuse strategy Architect and maintain automation and CI/CD-integrated regression infrastructure
- Define and own performance and benchmarking strategy, including throughput, latency, and timing-margin target.
- Lead resolution of customer-reported issues through reproduction and root-cause analysis
- Define fix or workaround recommendations for customers and drive them to closure
- Lead validation reviews and provide sign-off recommendations
- Mentor engineers and drive continuous improvement in methodology and tooling

## Qualifications

### Minimum requirements
- Bachelor's degree in Electrical Engineering, ECE, Computer Engineering, or related field
- 5+ years of engineering experience working with silicon design and/or validation Experience with digital/embedded design on emulation/FPGA platforms/RTL simulation Preferred Qualifications: Work experience with ARM architecture Advanced embedded C and firmware architecture knowledge MCU/SoC architecture understanding (multicore, coherency, boot, power domains) Expert-level peripheral validation, including complex interactions and error recovery Emulation platform experience (QuickTurn, Palladium, ZeBu) and test infrastructure design RTL and waveform debugging for SoC-level issues Deep understanding of ISO 26262, AUTOSAR, and CAN FD / LIN / Ethernet Functional safety subsystem validation and safety-case evidence Complex DMA and bus (arbitration, ordering, timeout) validation SystemVerilog and advanced RTL debugging
- Track record of building and mentoring validation teams, or publishing technical work
- Excellent technical communication and documentation skills

## At a glance
- Posted by the employer: Oct 21, 2026
- First seen by OpenNash: Oct 25, 2026
- Last checked: Nov 1, 2026
- Listed for: 11 days
- Location: Bengaluru, Karnataka, India[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25018766)

## Hiring at Texas Instruments
- Open jobs: 869
- New in the last 7 days: After two weekly collections
- Tracked since: Jul 10, 2026

[All Texas Instruments jobs](https://jobs.opennash.com/companies/texas-instruments/) · [Weekly hiring report](/reports/hiring/)

## More jobs at Texas Instruments

### [AMS Verification Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/d1a3cd73b365ca2e2b41/)

Bengaluru, Karnataka, India

### [AVV Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/e4c9f64a6ccb7be5d5b4/)

Bengaluru, Karnataka, India

### [Applications Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/55580993f2c346978271/)

Bengaluru, Karnataka, India

### [DFT Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/685370abbc82c4230c49/)

Bengaluru, Karnataka, India

### [Engineering Lab Operations Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/ef2ffc6defafeb48a971/)

Bengaluru, Karnataka, India

## Similar jobs at other companies

### [Lead Infrastructure Engineer - Optical Network Engineer](https://jobs.opennash.com/companies/jpmorganchase/jobs/20b6630c2e0b8abd2674/)

JPMorganChase · Bengaluru, Karnataka, India

### [Lead Software Engineer - Cloud Platform Engineer](https://jobs.opennash.com/companies/jpmorganchase/jobs/cf2219ded003a3301026/)

JPMorganChase · Bengaluru, Karnataka, India

### [Test Engineer – HSIO ATE Test Development & Characterization, Engineer to Senior Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/cf40c94f18d6c1f73b5f/)

Qualcomm · Hsinchu City, Taiwan

### [【Welcome New Grads】Package/System Design Solutions Engineer - Engineer / Sr. Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/f9102030826588db58c4/)

Qualcomm · Hsinchu City, Taiwan

### [Cybersecurity Engineer / Implementation Engineer](https://jobs.opennash.com/companies/ntt/jobs/6921fbe7f6a8a6c35ff5/)

NTT · Singapore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

[ OpenNash ](https://opennash.com/)

AI-native services firm that builds custom software and 24/7 AI agents.

OpenNash Jobs is an OpenNash Applied AI project.
[Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1)

Jobs
- [Search jobs](https://jobs.opennash.com/search/)
- [Companies](https://jobs.opennash.com/explore/)
- [Hiring report](https://jobs.opennash.com/reports/hiring/)
- [AI assistants](https://jobs.opennash.com/connect/)
- [How it works](https://jobs.opennash.com/methodology/)

OpenNash
- [opennash.com](https://opennash.com/)
- [Services](https://opennash.com/ai-agent-consulting/)
- [OpenNash CX](https://opennash.com/cx/)
- [AI Tools](https://opennash.com/ai-tools/)
- [Blog](https://opennash.com/blog/)
- [About](https://opennash.com/about/)

Contact
- [hello@opennash.com](mailto:hello@opennash.com)

- [LinkedIn](https://www.linkedin.com/company/opennash)

- [Support](https://jobs.opennash.com/support/)

- [Privacy](https://jobs.opennash.com/privacy/)

- [Terms](https://jobs.opennash.com/terms/)

© 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.