[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Texas Instruments jobs](https://jobs.opennash.com/companies/texas-instruments/) · [Search jobs](/search/)

Texas Instruments · Bengaluru, Karnataka, India

# Design Verification Engineer

Bengaluru, Karnataka, India Design 

Listed on Texas Instruments’s official careers site. Posted April 9, 2026. Check that it is still open and apply there.
[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25010087)

[OpenNash Jobs](https://jobs.opennash.com/) / [Texas Instruments](https://jobs.opennash.com/companies/texas-instruments/) / Design Verification Engineer

## Job description

### About Group

Part of the ATD – Advanced Technology Group group of TI. We are a Team working on High-Density Flash Memory. The flash memory is used in various Connectivity, Industrial, Automotive and Application specific control applications. You will be a part of Flash Controller IP Design Verification Team, working on verification of the flash memory controller.

## Qualifications

What will you be doing in this role? (Responsibilities)
- Own part of IP DV from verification strategy to sign-off Coverage strategy & coverage closure (Functional, Code & Assertion coverage) Develop
- Test plans, verification strategy, test cases
- Use the right Verification strategy: Simulation, Formal, etc.

Develop UVM components like agents, drivers, monitors and scoreboards Write assertion checks for DUT Use Formal apps like Connectivity, COV, UNR, FPV, etc. Debug the failures & report RTL bugs/Fix testbench Own the regressions for IP Improve the existing flows using latest methodologies/technologies Bachelors/Masters in VLSI or related field 5-10 yrs.

### Of Digital Design Verification
- Strong command in System Verilog & UVM Creating DV environment or tests for IP-level digital DV/SoC level Developing DV testbenches, tests, assertion checking for DUT Experience in Verification tools like: Xcelium, JasperGold or similar Experience in Function & Code analysis & Closure
- Excellent debugging skills RTL Coding experience is a plus Experience in embedded memory verification is a plus Mixed digital/analog simulation (Verilog, AMS) is a plus Formal Verification experience is a plus Should be able to work with US Team What do we expect from you? (Mini Qualifications) Bachelors/Masters in VLSI or related field 5-10 yrs.
- Excellent debugging skills RTL Coding experience is a plus Experience in embedded memory verification is a plus Mixed digital/analog simulation (Verilog, AMS) is a plus Formal Verification experience is a plus Should be able to work with US Team

## At a glance
- Posted by the employer: Apr 9, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 18, 2026
- Listed for: 192 days
- Location: Bengaluru, Karnataka, India[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25010087)

## More jobs at Texas Instruments

### [Analog Circuit Design Engineer - AI/ML methodology](https://jobs.opennash.com/companies/texas-instruments/jobs/e1c4608c74eb236446a0/)

Bengaluru, Karnataka, India

### [Analog Design Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/d1f6bd0b71a8c5ab2026/)

Bengaluru, Karnataka, India

## Similar jobs at other companies

### [Silicon SoC Design Verification Engineer, HSIO](https://jobs.opennash.com/companies/alphabet/jobs/978b9258032ae4107199/)

Alphabet · Bengaluru, Karnataka, India

### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/)

Qualcomm · Bangalore, India

### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/)

Microsoft · India, Karnataka, Bangalore

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Qualcomm · Bangalore, India

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)