[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Texas Instruments jobs](https://jobs.opennash.com/companies/texas-instruments/) · [Search jobs](/search/) Texas Instruments · Bengaluru, Karnataka, India # Lead DFT Engineer Bengaluru, Karnataka, India Manager or lead Operations Listed on Texas Instruments’s official careers site. Posted May 7, 2026. Check that it is still open and apply there. [Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25010572) [OpenNash Jobs](https://jobs.opennash.com/) / [Texas Instruments](https://jobs.opennash.com/companies/texas-instruments/) / Lead DFT Engineer ## Job description We are at a pivotal moment in the semiconductor industry. Technology is evolving at an unprecedented pace, and Texas Instruments' MCU organization is right at the center of this transformation. Our current work is focused on developing solutions for high-growth markets — including AI-driven data centers and emerging domains such as humanoid systems. These areas are actively shaping the future of computing, automation, and intelligent systems, offering a rare opportunity to work on cutting-edge technologies with real-world, large-scale impact. If you are passionate about solving complex technical challenges and want to contribute to innovations in these fast-growing segments, this is your moment. This role is not only technically rewarding — it is strategically significant. Texas Instruments is seeking an experienced and driven DFT Lead to lead and shape the test engineering strategy within our MCU organization. In this role, you will direct and guide the activities of a research and technical design function responsible for designing, developing, modifying, and evaluating digital electronic parts, components, and integrated circuitry for electronic equipment and hardware systems. You will play a critical leadership role in ensuring that our silicon is not only designed for performance and power efficiency, but also for testability, reliability, and manufacturability — qualities that are essential as we scale into AI and next-generation compute platforms. ## Qualifications ### Key Responsibilities - Lead DFT strategy and execution across complex SoC and MCU designs targeting AI data center and humanoid system applications - Direct and guide a team of DFT engineers in the design, development, and evaluation of test structures including scan chains, BIST, JTAG, boundary scan, and ATPG flows - Prepare and present outcomes of DFT projects, test coverage metrics, and manufacturing test results; make actionable recommendations to achieve desired results - Collaborate cross-functionally with design, verification, physical design, and manufacturing teams to integrate DFT methodologies early in the design cycle - Drive continuous improvement in test coverage, fault detection, and test time reduction across product families - Select, develop, and evaluate personnel to ensure efficient operation of the DFT function; mentor engineers and foster a culture of technical excellence ### Minimum Qualifications - Bachelor's degree in Electrical Engineering, Computer Engineering, or related field (Master's or PhD preferred) - 5+ years of experience in digital design or DFT engineering Deep expertise in DFT methodologies: scan insertion, ATPG, BIST (Logic/Memory), JTAG, boundary scan, and test compression Hands-on experience with industry-standard EDA tools (e.g., Synopsys TestMAX, Mentor Tessent) - Strong understanding of SoC/MCU architecture and digital design flows - Proven ability to lead cross-functional teams and deliver results in a fast-paced, high-complexity environment - Excellent communication skills — ability to present technical findings and recommendations to both engineering and executive audiences ### Preferred Qualifications Background in embedded systems or MCU product development Experience with silicon bring-up, failure analysis, and yield improvement initiatives ## At a glance - Posted by the employer: May 7, 2026 - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 18, 2026 - Listed for: 164 days - Location: Bengaluru, Karnataka, India[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25010572) ## More jobs at Texas Instruments ### [AMS Verification Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/d1a3cd73b365ca2e2b41/) Bengaluru, Karnataka, India ### [Applications Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/13c09f74c3ef015a155c/) Bengaluru, Karnataka, India ### [Applications Engineer - Motor Control](https://jobs.opennash.com/companies/texas-instruments/jobs/57a229245cb9e5186cdd/) Bengaluru, Karnataka, India ### [DFT Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/0f5c8ea2a2347045d37a/) Bengaluru, Karnataka, India ## Similar jobs at other companies ### [Silicon DFT Engineer, PhD, Google Cloud](https://jobs.opennash.com/companies/alphabet/jobs/e597a0da0be158466957/) Alphabet · Bengaluru, Karnataka, India ### [Senior DFT Design Engineer, Google Cloud](https://jobs.opennash.com/companies/alphabet/jobs/183589837897617efa54/) Alphabet · Bengaluru, Karnataka, India ### [DFT Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/476a0f5dc693fa809de3/) Qualcomm · Bangalore, India ### [Senior Engineer - DFT](https://jobs.opennash.com/companies/qualcomm/jobs/603449b2baa287286843/) Qualcomm · Bangalore, India ### [Senior Staff Engineer - DFT](https://jobs.opennash.com/companies/infineon-technologies/jobs/5702acfeb94ca275a2dc/) Infineon Technologies · Bangalore [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)