[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Texas Instruments jobs](https://jobs.opennash.com/companies/texas-instruments/) · [Search jobs](/search/) Texas Instruments · Bengaluru, Karnataka, India # Design Verification Manager Bengaluru, Karnataka, India Manager or lead Design Listed on Texas Instruments’s official careers site. Posted February 19, 2026. Check that it is still open and apply there. [Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25009245) [OpenNash Jobs](https://jobs.opennash.com/) / [Texas Instruments](https://jobs.opennash.com/companies/texas-instruments/) / Design Verification Manager ## Job description Change the world. Love your job. The MSP design team, part of Embedded Processing (EP), develops cutting-edge system-on-chips (SoCs) that are affordable and ultra-low-power, featuring integrated high-performance digital and analog peripherals for a wide range of applications in the industrial, automotive, and embedded sectors. The team is responsible for architecting and developing differentiated intellectual properties (IPs) and SoCs that minimize power consumption while delivering superior analog and computing performance. The team’s responsibilities include designing low-power SoC architectures, hardware accelerators, safety and security infrastructure, and application-specific control and communication peripherals. They also oversee the integration of these IPs into SoCs, along with implementation, tape-out, and post-silicon release-to-market enablement. As a Verification Manager, you will play a crucial role in ensuring the quality and reliability of our advanced MSP products. Your duties will include verifying IPs, SoC designs, and assisting with customer debugging, while also contributing to the development of robust verification methodologies and strategies in accordance with ISO 26262/ISO 21434 standards. ### Responsibilities End-to-End ownership of IP/subsystem/SOC DV/Post silicon debugs ownership right from spec definition till the post silicon verification and solving the customer issues. This includes: Technical: Actively collaborate with the architecture team during the specification definition phase. Define the verification strategy along with a plan to ensure 100% traceability between specifications and regression, including standard signoff metrics. Conduct IP, SubSystem, and SoC verification, covering both functional and firmware scenarios in RTL/PARTL and GLS/PAGLS modes. IP/SS/SOC verification covering functional and Firmware scenarios in RTL/PARTL, GLS/PAGLS modes. Own the DV environment, which includes defining and developing test benches, enhancing UVC integration, updating checkers and coverage monitors, and adapting the DV flow as needed for the project. Proficient in analog and mixed-signal (AMS) verification, clock domain crossing (CDC) digital verification, formal verification, and post-silicon verification. Work closely with cross-functional teams - including Architecture, RTL, PD, DFT, Systems, Analog, Firmware, and Application teams - to achieve verification goals for IP, subsystem, and SoC from specification definition through to post-silicon verification closure. Provide final SoC DV signoff based on regression results, coverage metrics, and DV to specification traceability using C and/or SV-UVM, while adhering to ISO 26262/ISO 21434 guidelines. Actively participate in customer reviews and certification processes (ISO 26262/ISO 21434). ## Qualifications ### Minimum requirements Education: Bachelor’s or Master’s degree in EE/EC/EI/CS, or related specializations. ### Experience A minimum of 8-12 years in relevant fields. ### Preferred Skillset Experience in C-based System-on-Chip (SoC) design verification (DV), with exposure to firmware verification and deep understanding of UVM/SystemVerilog, Specman, GLS/PAGLS/UPF based verification, post-silicon verification, etc. Proficient in scripting languages such as Perl and Python, and knowledgeable in AI/ML-based DV. In-depth understanding of various standard protocols, including AHB, CAN, I2C, SPI, UART, USB. Work experience in a C-based environment involving ARM systems, particularly with power-aware simulations, is a significant advantage. Strong grasp of digital design fundamentals, computer organization and architecture, and bus protocols. Excellent debugging skills with Verilog and VHDL designs. Solid problem-solving abilities. Familiarity with Cadence tools (such as Xcelium, vManager, Formal JG applications, and safety simulators) or similar tools and DV flows. Demonstrate excellent verbal and written communication skills, enabling the development of strong relationships and seamless interaction with key internal and external stakeholders. Proven ability to manage, lead, and collaborate with cross-functional teams while taking the initiative to drive projects forward. Familiarity with functional safety and cybersecurity processes Proactively improve daily operations by keeping up with the latest technical trends and actively participating in both internal and external technology forums and conferences. Demonstrate strong interpersonal and analytical skills to effectively address complex problems and navigate organizational challenges. Quickly adapt to new systems and processes while managing time effectively to ensure on-time delivery. ## At a glance - Posted by the employer: Feb 19, 2026 - First seen by OpenNash: Jul 10, 2026 - Last checked: Oct 18, 2026 - Listed for: 241 days - Location: Bengaluru, Karnataka, India[Apply on Texas Instruments’s careers site →](https://edbz.fa.us2.oraclecloud.com/hcmUI/CandidateExperience/en/sites/CX/job/25009245) ## More jobs at Texas Instruments ### [Analog Circuit Design Engineer - AI/ML methodology](https://jobs.opennash.com/companies/texas-instruments/jobs/e1c4608c74eb236446a0/) Bengaluru, Karnataka, India ### [Analog Design Engineer](https://jobs.opennash.com/companies/texas-instruments/jobs/d1f6bd0b71a8c5ab2026/) Bengaluru, Karnataka, India ## Similar jobs at other companies ### [Silicon SoC Design Verification Engineer, HSIO](https://jobs.opennash.com/companies/alphabet/jobs/978b9258032ae4107199/) Alphabet · Bengaluru, Karnataka, India ### [Design Verification Manager, Silicon](https://jobs.opennash.com/companies/alphabet/jobs/8088a4758d26fac16e49/) Alphabet · Bengaluru, Karnataka, India ### [R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers](https://jobs.opennash.com/companies/synopsys/jobs/20c73d34cbd8b7178cdd/) Synopsys · Delhi, India ### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/) Microsoft · India, Karnataka, Bangalore ### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/) Qualcomm · Bangalore, India [Design jobs](/functions/design/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)