[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Teradyne jobs](https://jobs.opennash.com/companies/teradyne/) · [Search jobs](/search/)

Teradyne · Alajuela, CR

# RTL Design Engineer (Teradyne, Costa Rica)

Alajuela, CR Design 

Listed on Teradyne’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Teradyne’s careers site →](https://jobs.teradyne.com/Teradyne/job/Alajuela-RTL-Design-Engineer-%28Teradyne%2C-Costa-Rica%29/1412504300/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Teradyne](https://jobs.opennash.com/companies/teradyne/) / RTL Design Engineer (Teradyne, Costa Rica)

## Job description

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive. Our Purpose TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce.

Our employees are supported to innovate and learn something new every day. We cultivate a culture of inclusion for all employees that respects their personal strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results. Opportunity Overview Teradyne’s Silicon Technology Engineering (STE), Digital ASIC Group is responsible for developing advanced node ASICs for Teradyne next generation products such as SOC and Memory Test Instruments.

Teradyne’s products in many ways must be ahead of the semiconductor industry in order for our customers to ship production chips/products. You will join a best-in-class Digital team as a RTL Designer working in collaboration with an Analog team and product architects to develop Teradyne’s next generation large Mixed Signal ASICs. You will be involved in all phases of development including specification, architecture, design, verification, physical design, and silicon bringup, and will have cutting-edge AI tools available to optimize your productivity.

### Responsibilities

Developing specifications, micro-architecture, and RTL design of mission critical blocks in collaboration with the chip architect Integration of industry standard and Teradyne custom IPs Collaborating with the verification team on test plans, debug support and coverage closure to ensure high quality RTL and first pass silicon success Providing timing constraints and STA support to the Physical Design team through timing closure Providing post silicon lab bringup and debug support and mentoring a team of designers All

### About You

We seek individuals who share our passion and dedication. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

### Minimum Requirements

BSEE or MSEE in Electrical Engineering or related field with 5+ years of experience. Extensive logic design experience writing RTL in Verilog Design of state machines, FIFOs, high speed data paths and arbitration logic and DFT Experience with logic synthesis and timing constraints Experience with clock domain crossings (CDC) and static timing analysis (STA) Experience with high speed memory and serial Experience with automation through scripting such as Python, Tcl & Make Experience coordinating a team of designers The ideal candidate will demonstrate the following behavioral traits: Excellent analytical, debugging, and problem-solving skills.

Strong attention to detail and commitment to layout quality. Effective verbal and written communication skills. Ability to collaborate across design, verification, and manufacturing teams. We are only considering candidates local to the position location and are unable to provide relocation for this position. This position is not eligible for visa sponsorship.

### Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, life insurance, paid vacation & holidays, tuition assistance programs, and more. #LI-PS1

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Alajuela, CR[Apply on Teradyne’s careers site →](https://jobs.teradyne.com/Teradyne/job/Alajuela-RTL-Design-Engineer-%28Teradyne%2C-Costa-Rica%29/1412504300/)

## More jobs at Teradyne

### [AI Platform Operations Engineer (Teradyne, Costa Rica)](https://jobs.opennash.com/companies/teradyne/jobs/fdd33daff8b92dd32907/)

Alajuela, CR

### [AI Tools Operations Lead (Teradyne, Costa Rica)](https://jobs.opennash.com/companies/teradyne/jobs/a7719608fca788e23800/)

Alajuela, CR

### [Buyer (Teradyne, Costa Rica)](https://jobs.opennash.com/companies/teradyne/jobs/796eb62ba599438f3505/)

Alajuela, CR

### [Calibration and Diagnostics Engineer (Teradyne, Costa Rica)](https://jobs.opennash.com/companies/teradyne/jobs/6d8a463b03e0ea3f70b1/)

Alajuela, CR

## Similar jobs at other companies

### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/)

Infineon Technologies · Singapore

### [GPU (RTL) Design - Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/3d66e49ab10d1b9af570/)

Qualcomm · Bangalore, India

### [Internship - Synthesis & Timing/Area RTL Design Analysis (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/853d811521520b2540a8/)

Infineon Technologies · Munich

### [GPU Internships - RTL Design, RTL Power Optimisation & Physical Design](https://jobs.opennash.com/companies/apple/jobs/03c0542abefcee0c2f9e/)

Apple · Cambridge, United Kingdom

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
