[Skip to main content](#main-content) [ OpenNash ](https://opennash.com/) / [Jobs](https://jobs.opennash.com/) [ 01 Search jobs](https://jobs.opennash.com/search/)[ 02 Companies](https://jobs.opennash.com/explore/)[ 03 Hiring report](https://jobs.opennash.com/reports/hiring/)[ 04 AI assistants](https://jobs.opennash.com/connect/)[ 05 How it works](https://jobs.opennash.com/methodology/) Teledyne Technologies · Canada - Waterloo, ON # Analog IC Layout Designer Canada - Waterloo, ON Full-time $93,700.00-$124,900.00 Design Listed on Teledyne Technologies’s official careers site. Posted October 30, 2026. Check that it is still open and apply there. [Apply on Teledyne Technologies’s careers site →](https://flir.wd1.myworkdayjobs.com/flircareers/job/Canada---Waterloo-ON/Analog-IC-Layout-Designer_REQ36922) [OpenNash Jobs](https://jobs.opennash.com/) / [Teledyne Technologies](https://jobs.opennash.com/companies/teledyne-technologies/) / Analog IC Layout Designer ## Job description Be visionary Teledyne Technologies Incorporated provides enabling technologies for industrial growth markets that require advanced technology and high reliability. These markets include aerospace and defense, factory automation, air and water quality environmental monitoring, electronics design and development, oceanographic research, deepwater oil and gas exploration and production, medical imaging and pharmaceutical research. ​ We are looking for individuals who thrive on making an impact and want the excitement of being on a team that wins. ### Job Description Join a team developing high-performance analog and mixed-signal ICs for CMOS image sensor applications. You’ll turn transistor-level designs into robust silicon layouts, balancing matching, noise, area, reliability, and manufacturability. If you enjoy solving layout-dependent performance challenges and collaborating closely with analog designers from schematic through tapeout, this role offers meaningful technical depth within Teledyne Technologies. What you’ll do Create transistor- and block-level layouts for Op-Amps, references, ADC/DACs, PLLs, sensor readout, and high-speed interfaces. Optimize floorplans for matching, area, noise isolation, power integrity, and EM reliability. Apply common-centroid, interdigitation, symmetry, shielding, guard-ring, and dummy-device techniques. Run and resolve DRC, LVS, ERC, density, and fill verification. Minimize parasitic coupling, process variation, and layout-dependent effects. Support parasitic extraction, post-layout simulation, and tapeout. Collaborate with design, process, reliability, verification, and CAD teams. Contribute to layout reviews and mentor junior engineers when appropriate. ### What you need Required Strong understanding of analog matching, parasitics, device physics, ESD, and reliability. ### Required Ability to interpret transistor-level schematics and analog circuit behavior. 3+ years of analog/mixed-signal IC layout experience. Experience with advanced CMOS technologies and signoff. Proficiency with Cadence Virtuoso and Calibre, Assura, or equivalent tools. Bachelor’s or Master’s degree in EE, Computer Engineering, Physics, or related field. ### Advantage CIS, ADC/DAC, PLL, high-voltage, or low-noise sensor-interface experience. EM/IR, LDE, ESD/latch-up, advanced-node, and tapeout experience. What we offer Technically challenging work on advanced sensor ICs. Collaboration across deep engineering disciplines. Opportunities to expand analog layout and silicon expertise. Exposure to designs from block level through integration and tapeout. The stability and engineering breadth of Teledyne Technologies. What happens next Applications are reviewed first, followed by a recruiter screen and technical/team interviews for selected candidates. Timelines vary by role and candidate availability. Teledyne Technologies is an equal opportunity employer. ### Salary Range $93,700.00-$124,900.000 The anticipated salary range listed for this role is only an estimate. Actual compensation for successful candidates is carefully determined based on several factors including, but not limited to, location, local regulations (such as minimum wage), education/training, work experience, key skills, and type of position. Teledyne and all of our employees are committed to conducting business with the highest ethical standards. We require all employees to comply with all applicable laws, regulations, rules and regulatory orders. Our reputation for honesty, integrity and high ethics is as important to us as our reputation for making innovative sensing solutions. ## At a glance - Posted by the employer: Oct 30, 2026 - First seen by OpenNash: Nov 1, 2026 - Last checked: Nov 1, 2026 - Listed for: 2 days - Location: Canada - Waterloo, ON - Employment type: Full-time - Pay: $93,700.00-$124,900.00[Apply on Teledyne Technologies’s careers site →](https://flir.wd1.myworkdayjobs.com/flircareers/job/Canada---Waterloo-ON/Analog-IC-Layout-Designer_REQ36922) ## Hiring at Teledyne Technologies - Open jobs: 768 - New in the last 7 days: After two weekly collections - Tracked since: Jul 12, 2026 [All Teledyne Technologies jobs](https://jobs.opennash.com/companies/teledyne-technologies/) · [Weekly hiring report](/reports/hiring/) ## More jobs at Teledyne Technologies ### [Analog Mixed -Signal IC Designer](https://jobs.opennash.com/companies/teledyne-technologies/jobs/cdd51db8c6f045f6ba67/) Canada - Waterloo, ON ### [Design Specialist - Test (II)](https://jobs.opennash.com/companies/teledyne-technologies/jobs/dc23fb78734315be3841/) Canada - Waterloo, ON ### [Design Specialist -- Test (Senior)](https://jobs.opennash.com/companies/teledyne-technologies/jobs/267a35a16019e11a5b88/) Canada - Waterloo, ON ### [Design Specialist – Electronics (III)](https://jobs.opennash.com/companies/teledyne-technologies/jobs/b6bfb13858e9b9713cb4/) Canada - Waterloo, ON ### [Credit and Collections Analyst](https://jobs.opennash.com/companies/teledyne-technologies/jobs/959d84f5468b9b0aa96b/) Canada - Waterloo, ON ## Similar jobs at other companies ### [Custom Layout Designer (Analog Layout Designer)](https://jobs.opennash.com/companies/cadence-design/jobs/9e0f74197e020b792a38/) Cadence Design · CARY ### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/dae39b856c85418d4dfc/) Infineon Technologies · Hanoi ### [Staff Engineer Analog Layout](https://jobs.opennash.com/companies/infineon-technologies/jobs/a6206d71c9dd6693d96d/) Infineon Technologies · Penang ### [Mask Layout Designer](https://jobs.opennash.com/companies/qualcomm/jobs/3987d64fb94359855e5c/) Qualcomm · Markham, Ontario, Canada ### [Mask Layout Designer, Staff - Cork, Ireland](https://jobs.opennash.com/companies/qualcomm/jobs/5e7a5b98bb6697ac577d/) Qualcomm · Cork, Ireland OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. [ OpenNash ](https://opennash.com/) AI-native services firm that builds custom software and 24/7 AI agents. OpenNash Jobs is an OpenNash Applied AI project. [Book time with OpenNash](https://calendly.com/opennash/new-meeting?hide_gdpr_banner=1) Jobs - [Search jobs](https://jobs.opennash.com/search/) - [Companies](https://jobs.opennash.com/explore/) - [Hiring report](https://jobs.opennash.com/reports/hiring/) - [AI assistants](https://jobs.opennash.com/connect/) - [How it works](https://jobs.opennash.com/methodology/) OpenNash - [opennash.com](https://opennash.com/) - [Services](https://opennash.com/ai-agent-consulting/) - [OpenNash CX](https://opennash.com/cx/) - [AI Tools](https://opennash.com/ai-tools/) - [Blog](https://opennash.com/blog/) - [About](https://opennash.com/about/) Contact - [hello@opennash.com](mailto:hello@opennash.com) - [LinkedIn](https://www.linkedin.com/company/opennash) - [Support](https://jobs.opennash.com/support/) - [Privacy](https://jobs.opennash.com/privacy/) - [Terms](https://jobs.opennash.com/terms/) © 2026 OpenNash, Inc. Company names and public job postings belong to their respective owners. Employers control source availability and application decisions.