[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Taiwan Semiconductor jobs](https://jobs.opennash.com/companies/taiwan-semiconductor/) · [Search jobs](/search/)

Taiwan Semiconductor · Yokohama, JP

# PLL Circuit Design Engineer

Yokohama, JP Design 

Listed on Taiwan Semiconductor’s official careers site. Listed as of October 19, 2026. Check that it is still open and apply there.
[Apply on Taiwan Semiconductor’s careers site →](https://ro.careers.tsmc.com/job/Yokohama-PLL-Circuit-Design-Engineer-14/779472510/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Taiwan Semiconductor](https://jobs.opennash.com/companies/taiwan-semiconductor/) / PLL Circuit Design Engineer

## Job description

### Key Areas of Responsibility
- Analog PLL / All digital PLL design at TSMC advance process node
- Mixed mode design flow at advanced process.
- Device benchmark from PLL circuit point of view Requirements Qualifications:
- Minimum of master degree majoring in EE. Higher degree is preferred.
- Familiar with basic PLL theory and using Matlab codes to model PLL.
- Familiar with Spread-Spectrum-Clocks.
- Have designed (analog, or all-digital) PLLs The following are preferred but not required
- Have done measurements, and/or designs of PCBs.
- Design experiences in phase-noise BIST circuits
- Experiences in PLL layout constraints and floor-planning
- Experiences above 10GHz LC-tank PLLs

### Digital design experiences (Verilog & APR) Languages
- Capable of very effective communications in oral and written English Key Experience: 1. Preferable with above 5 years of working experience. 2. Additional experience in device/integration/product engineering would be advantageous.

### Personal Attributes
- Proactive and willing to take challenges.
- Highly self-motivated to learn new things and build new skills
- Strong in project management, communication, and organizing information All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, or disability.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 19, 2026
- Last checked: Oct 19, 2026
- Listed for: Under a day
- Location: Yokohama, JP[Apply on Taiwan Semiconductor’s careers site →](https://ro.careers.tsmc.com/job/Yokohama-PLL-Circuit-Design-Engineer-14/779472510/)

## More jobs at Taiwan Semiconductor

### [Custom Design Flow & Methodology Development Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/b53b88601625a4a0b4bd/)

Yokohama, JP

### [High Speed Interface Design Solutions Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/db88148a1e0d8d2d0f05/)

Yokohama, JP

### [IO Cell Designer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/6286c19f46dba56224ad/)

Yokohama, JP

### [Thermal Sensor/DLVR Design Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/b42873ff02ce58cea0a4/)

Yokohama, JP

### [CAD Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/23a3ace2a4c8a32f3876/)

Yokohama, JP

## Similar jobs at other companies

### [Analog SerDes/PLL Circuit Design Engineer](https://jobs.opennash.com/companies/mediatek/jobs/ca682b793e7e2b6a5ef5/)

MediaTek · HsinChu

### [Wireless RFIC Analog Circuit Design Engineer (PLL/XO)](https://jobs.opennash.com/companies/mediatek/jobs/183edd545507093ed4fe/)

MediaTek · HsinChu

### [Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/9c9c9ee8de475c168163/)

Sandisk 

### [Senior Technologist Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/04c89e21c7a143aa3d7b/)

Sandisk 

### [Memory Circuit Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/26b6bf9f8b20500a5700/)

Qualcomm · Bangalore, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)