[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Taiwan Semiconductor jobs](https://jobs.opennash.com/companies/taiwan-semiconductor/) · [Search jobs](/search/)

Taiwan Semiconductor · Yokohama or Osaka, JP

# Design Verification Engineer

Yokohama or Osaka, JP Design 

Listed on Taiwan Semiconductor’s official careers site. Listed as of October 19, 2026. Check that it is still open and apply there.
[Apply on Taiwan Semiconductor’s careers site →](https://ro.careers.tsmc.com/job/Yokohama-or-Osaka-Design-Verification-Engineer-14/776377810/)

[OpenNash Jobs](https://jobs.opennash.com/) / [Taiwan Semiconductor](https://jobs.opennash.com/companies/taiwan-semiconductor/) / Design Verification Engineer

## Job description

### Job Description
- Verify TSMC’s product like ARM processor based SOC and memory subsystem test chips
- Develop verification methodology and implement test bench components using System Verilog, UVM, and low power verification
- Develop comprehensive test plan and implement test cases to verify different test chips
- Work closely with Design and DFT teams to develop/verify various functional/DFT tests
- Write functional cover groups and cover points for coverage closure. Perform RTL code coverage, System Verilog Assertion coverage, System Verilog functional coverage
- Drive and adopt new verification methodologies and flows for efficiency improvements.
- Qualification
- BCH and above in EE, CS related fields with 3-15 years of hands-on experience
- Strong problem solving, debugging and programming skills (Python/TCL/C++)
- Strong hands-on experience with architecting and developing IP/SoC level reusable verification environments using SystemVerilog UVM methodologies.
- Hands-on experience developing testbench and testcases in System Verilog
- Knowledge in Constrained Random and Coverage Driven testbench
- Gate Level Simulation experience
- Proficiency in English is a must" All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, or disability.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 19, 2026
- Last checked: Oct 19, 2026
- Listed for: Under a day
- Location: Yokohama or Osaka, JP[Apply on Taiwan Semiconductor’s careers site →](https://ro.careers.tsmc.com/job/Yokohama-or-Osaka-Design-Verification-Engineer-14/776377810/)

## More jobs at Taiwan Semiconductor

### [APR/Physical Design Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/5ad5098297cc32af2a29/)

Yokohama or Osaka, JP

### [APR/Physical Design Engineer 1](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/cd3da525b218d272bdb9/)

Yokohama or Osaka, JP

### [Standard Cell Design Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/a953180247e171e93e9d/)

Yokohama or Osaka, JP

### [【Design Flow/Methodology】CAD engineer on Physical Verification. Calibre, ICV.](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/4e9c3d59c7ef3dfd8563/)

Yokohama or Osaka, JP

### [DFT Engineer](https://jobs.opennash.com/companies/taiwan-semiconductor/jobs/a917935b3d821a70daa8/)

Yokohama or Osaka, JP

## Similar jobs at other companies

### [Design Verification Engineer](https://jobs.opennash.com/companies/siemens/jobs/3469736e66b7ab53255d/)

Siemens 

### [NOC Design Verification Engineers (Engineer/Sr Engineer)](https://jobs.opennash.com/companies/qualcomm/jobs/012c5b47fdde2230c018/)

Qualcomm · Bangalore, India

### [Design Verification Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/e0e64d6ed7ea9cff1d03/)

Microsoft · India, Karnataka, Bangalore

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Qualcomm · Bangalore, India

### [Principal Formal Design Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/77157c255f58687bb52b/)

Microsoft · India, Karnataka, Bangalore

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)