[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/)

Synopsys · Bengaluru, India

# LPDDR IP Design Senior Staff Engineer

Bengaluru, India Senior individual contributor Design 

Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/bengaluru/lpddr-ip-design-senior-staff-engineer/44408/93763201616)

[OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / LPDDR IP Design Senior Staff Engineer

## Job description

Synopsys is at the heart of all the advanced silicon design, we supply the essential tools and intellectual properties to enable the semiconductor design, verification, and production. We’re powering all state-of-the-art design market with the world’s most advanced technologies for chip design and software security. LPDDR PHY IP is a staple of the mixed-signal IP market, and Synopsys is the leading provider of LPDDR PHY IP products.

All current and next-generation technologies are being developed by the LPDDR PHY IP team, both digital and analog components, complement each other in creating a high-performance, high-bandwidth, low-latency and low-power products. We are looking for Staff ASIC Digital Verification Engineer to join Synopsys LPDDR PHY IP team to innovate and develop the latest world-class market-leading DesignWare LPDDR PHY IP solution.

Be part of a global diverse team that pushes boundaries on LPDDR PHY IP development and solution, your passion and expertise will shape the next generation of product innovation, performance, and efficiency.

### Job Description
- Defining and tracking Verification test plans
- Designing and writing constrained-random SystemVerilog testbenches using UVM
- Writing SystemVerilog assertions
- Writing functional coverage
- Debugging RTL and GLS failures
- Code coverage Analysis
- Providing mentoring and guidance to less experienced team members

### Required Skills
- BSEE in EE with 5+ years of industry experience
- Digital verification in UVM environment Formal Verification is a plus
- Understanding of memory and memory PHY architecture
- Knowledge of DFI, Memory Controller or Memory Subsystem
- Verilog, System Verilog and Perl/Python scripting skills
- Debugging skills
- Demonstrates good communication and problem-solving skills
- Understanding of high-speed interface protocols is a plus

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 99 days
- Location: Bengaluru, India[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/bengaluru/lpddr-ip-design-senior-staff-engineer/44408/93763201616)

## More jobs at Synopsys

### [ASIC Design/Verification, Architect](https://jobs.opennash.com/companies/synopsys/jobs/43266570cc1f7bf85fff/)

Bengaluru, India

### [ASIC Digital Design, Sr Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/e0239aaaf809e747608f/)

Bengaluru, India

### [ASIC Digital Design, Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/88087728685b7cb6772e/)

Bengaluru, India

## Similar jobs at other companies

### [Staff Physical Design Engineer-DPG-LPDDR](https://jobs.opennash.com/companies/micron-technology/jobs/a3c1692656ef13396ca1/)

Micron Technology · Hyderabad - Phoenix Aquila, India

### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/)

Infineon Technologies · Singapore

### [Staff / Senior Staff Engineer - Digital Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/16d277ec1859b13452ff/)

Infineon Technologies · Singapore

### [Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/9c9c9ee8de475c168163/)

Sandisk 

### [NPU Physical Design Engineer (Lead/Staff/Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/6c197dcc0ecf984e3558/)

Qualcomm · Bangalore, India

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)