[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/) Synopsys · Bengaluru, India # Principal DFT Engineer Bengaluru, India Senior individual contributor Operations Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/bengaluru/principal-dft-engineer/44408/100351393184) [OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / Principal DFT Engineer ## Job description ### We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. ### You Are You are a passionate and detail-oriented ASIC DFT professional who thrives in high-tech, fast-paced environments. With a strong foundation in Design-for-Testability (DFT) methodologies, you enjoy taking ownership of complex challenges and delivering reliable, high-quality results. You are eager to collaborate with diverse, global teams and are driven by a desire to continuously learn and grow within the semiconductor industry. Your expertise in technically leading team in scan insertion, ATPG, and scan STA is matched by your ability to adapt to new AI tools and technologies. You value open communication, inclusivity, and knowledge sharing, and you excel at translating intricate technical concepts into actionable solutions. As a proactive problem solver, you are comfortable navigating ambiguity and take pride in mentoring junior engineers while contributing to collective team success. Your leadership abilities allow you to guide technical teams and enhance DFT methodologies, flow ensuring high-quality deliverables. You are committed to upholding Synopsys' culture of innovation, integrity, and excellence, and you are excited about building next-generation semiconductor products that fuel advances in AI, automotive, and beyond. ### What You'll Be Doing Lead and drive execution of scan insertion and ATPG (Automatic Test Pattern Generation) flows for complex IP designs along with a team of talented DFT engineers. Work closely with RTL and Verification teams to ensure DFT requirements are integrated early in the design cycle. Analyze/resolve DFT-related issues using tools such as Spyglass DFT, ensuring robust test coverage and manufacturability. Guide team/Perform scan STA (Static Timing Analysis) to validate timing closure and optimize testability paths. Use AI tools/flow for DFT tasks execution to improve the efficiency. Collaborate with cross-functional teams and central DFT methodology team to define and implement best practices for DFT methodologies and flows. Contribute to the continuous improvement of automation and design flows to boost efficiency and reduce turnaround time. ### The Impact You Will Have Enhance the testability and reliability of cutting-edge ASIC products, reducing defect rates and improving time-to-market. Drive innovation in DFT flows, setting new standards for quality and efficiency within the organization. Collaborate with a global team of experienced engineers, fostering a culture of knowledge sharing and continuous learning. Enable successful silicon validation and ramp-up, directly contributing to customer satisfaction and business growth. Represent Synopsys as a technical leader in the industry, influencing best practices and future technology directions. Contribute to the development of next-generation technologies in AI, automotive, and other high-impact sectors. ### What You'll Need BS/MS in Electrical Engineering or Electronics and Communication Engineering with 8+ years of relevant experience. Past experience of technically leading a team for DFT execution of IP projects. Experience in effective collaboration and stakeholder management with program management, design/verification and design implementation teams. Proven experience in DFT methodologies, including scan insertion and ATPG for complex ASIC designs. Proficiency with industry-standard EDA tools such as Spyglass DFT and scan STA analysis suites. Demonstrated ability to debug and resolve DFT-related issues across multiple project phases. Some experience of using AI tools for DFT tasks and other basic tasks (script generation/usage) to automate design and test flows. Basic understanding of digital logic design, and verification principles is also useful. ### Who You Are Collaborative team player who communicates effectively across functions and cultures. Proactive problem solver, comfortable with ambiguity and rapid change. Detail-oriented and highly organized, with a commitment to delivering high-quality results. Inclusive and open-minded, eager to share knowledge and mentor others. Self-motivated and driven by curiosity, with a continuous learning mindset. ### The Team You'll Be A Part Of You will join a dynamic and innovative front end IP team which includes design, verification and DFT sub teams within Synopsys' Engineering organization in Bangalore. The DFT team is dedicated to advancing ASIC testability and reliability, working collaboratively with design, verification, and software groups across the globe. Our culture values technical excellence, mentorship, and cross-disciplinary innovation, providing opportunities to work on industry-leading products that power the next wave of intelligent systems. ### Rewards and Benefits We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Bengaluru, India[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/bengaluru/principal-dft-engineer/44408/100351393184) ## More jobs at Synopsys ### [ASIC Verification Engineer, Staff Level](https://jobs.opennash.com/companies/synopsys/jobs/8f737debdb9cbb41cad7/) Bengaluru, India ### [ASIC Verification- Senior Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/e4f0bc8c7c5899f8315c/) Bengaluru, India ### [ASIC Verification- Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/68afd2c4e88617693b6c/) Bengaluru, India ### [Applications Engineering, Principal Engineer](https://jobs.opennash.com/companies/synopsys/jobs/cb0af399a1f20f6ab1d1/) Bengaluru, India ### [Applications Engineering, Sr Engineer](https://jobs.opennash.com/companies/synopsys/jobs/a2cbfca89624825d8049/) Bengaluru, India ## Similar jobs at other companies ### [Principal Data Engineer](https://jobs.opennash.com/companies/cargill/jobs/acd1718546699ac3749a/) Cargill · Bengaluru, India ### [DFT Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/476a0f5dc693fa809de3/) Qualcomm · Bangalore, India ### [Senior Engineer - DFT](https://jobs.opennash.com/companies/qualcomm/jobs/603449b2baa287286843/) Qualcomm · Bangalore, India ### [Senior Staff Engineer - DFT](https://jobs.opennash.com/companies/infineon-technologies/jobs/5702acfeb94ca275a2dc/) Infineon Technologies · Bangalore ### [Staff Engineer DFT](https://jobs.opennash.com/companies/infineon-technologies/jobs/899d0b5e78dad03ff830/) Infineon Technologies · Ho Chi Minh City [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)