[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/)

Synopsys · Seongnam-si, South Korea

# Analog Design, Staff Engineer

Seongnam-si, South Korea Senior individual contributor Design 

Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/seongnam-si/analog-design-staff-engineer/44408/100333569952)

[OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / Analog Design, Staff Engineer

## Job description

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. We're looking for Analog Circuit Design Engineer to join our team!

### You Are

You are a highly motivated Analog Circuit Design Engineer with a passion for creating ground-breaking technology. You possess an in-depth understanding of analog and mixed-signal building blocks, especially in the context of SerDes designs. Your expertise in CMOS design fundamentals is complemented by your practical experience in optimizing circuit layouts to minimize parasitics and improve performance. You thrive in collaborative environments, working closely with digital RTL engineers to ensure the highest quality designs.

Your strong analytical skills allow you to identify and refine circuit implementations to meet stringent power, area, and performance targets. You are comfortable presenting your simulation data for peer and customer review and take ownership of your designs from concept through to electrical characterization.

### What You’ll Be Doing

Ensuring analog sub-block performance adheres to SerDes standards and architecture document specifications. Identifying and refining circuit implementations to achieve optimal power, area, and performance targets. Proposing design and verification strategies that efficiently use simulator features to ensure the highest quality design. Overseeing physical layout to minimize the effect of parasitics, device stress, and process variation.

Partnering with digital RTL engineers on the verification of calibration, adaptation, and control algorithms for analog circuits. Presenting simulation data for peer and customer review. Taking ownership of analog and mixed-signal building blocks that are integrated as part of a larger SerDes design. Documenting design features and test plans. Consulting on the electrical characterization of your circuit within the SerDes IP product.

### The Impact You Will Have

Driving innovation in high-speed analog design, pushing the boundaries of SerDes technology. Contributing to the development of silicon-proven IP solutions that reduce integration risk and accelerate time-to-market. Enhancing the performance and reliability of Synopsys' IP portfolio, ensuring it meets the highest industry standards. Collaborating with cross-functional teams to deliver robust and efficient designs. Improving design methodologies and verification strategies to streamline development processes.

Providing expert insights that influence the future direction of analog circuit design at Synopsys.

### What You’ll Need

MSc with 4+ years of SerDes/High-Speed analog design experience. Familiarity with the transistor-level circuit design of fundamental analog and mixed-signal building blocks. Silicon-proven experience implementing circuits for analog and mixed-signal building blocks. Design experience with some of the following SerDes sub-circuits: receive equalizers, data samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase interpolator, delay-locked loop, phase-locked loop, bandgap reference, ADC, DAC.

Experience optimizing CMOS layout to minimize the effect of parasitic resistance and capacitance, and to reduce the effects of local device mismatch and proximity effects. Awareness of ESD issues (i.e. circuit techniques, layout) and design for reliability (i.e. electro-migration, IR, aging, etc.). Experience with EDA tools for schematic entry, physical layout, and design verification. Knowledge of SPICE simulators and simulation methods.

Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture. Experience with TCL, Perl, C, Python, MATLAB.

### Who You Are

Collaborative and open-minded, thriving in a team-oriented environment. Detail-oriented with strong analytical and problem-solving skills. Proactive and self-motivated with a strong sense of ownership and accountability. Excellent communication skills, capable of presenting complex technical information clearly. Flexible and adaptable, able to manage multiple priorities and deadlines. Passionate about continuous learning and staying updated with industry trends.

### The Team You’ll Be A Part Of

You’ll join the Solutions Group, which provides high-quality, silicon-proven semiconductor IP solutions for SoC designs. Our portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. You’ll work closely with a diverse team of experts who bring architecture design expertise, pre-verified and customizable IP subsystems, hardening, signal/power integrity analysis, and IP prototyping kits to accelerate IP integration, software development, and silicon bring-up.

### Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

### Inclusion and Diversity

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Oct 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 7 days
- Location: Seongnam-si, South Korea[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/seongnam-si/analog-design-staff-engineer/44408/100333569952)

## More jobs at Synopsys

### [ASIC Digital Design, Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/a984186fc1bc46c13282/)

Seongnam-si, South Korea

### [Administration, Sr Assistant](https://jobs.opennash.com/companies/synopsys/jobs/312834a107201058f3f5/)

Seongnam-si, South Korea

### [Applications Engineering, Engineer](https://jobs.opennash.com/companies/synopsys/jobs/b9876327c577501292a8/)

Seongnam-si, South Korea

### [Applications Engineering, Sr Engineer](https://jobs.opennash.com/companies/synopsys/jobs/067a08b95a01776bdf6f/)

Seongnam-si, South Korea

### [Applications Engineering, Sr Engineer Engineer](https://jobs.opennash.com/companies/synopsys/jobs/c2ce47312f2873c4d347/)

Seongnam-si, South Korea

## Similar jobs at other companies

### [Staff Engineer, Analog Design](https://jobs.opennash.com/companies/renesas-electronics/jobs/10887787d51748b3d927/)

Renesas Electronics · Bengaluru, KA, India

### [Senior Staff Engineer Analog Mixed Signal Design Engineer](https://jobs.opennash.com/companies/infineon-technologies/jobs/fb86d1f91d6463d49ea7/)

Infineon Technologies · Nagoya

### [Staff Engineer Analog Design (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/a90e3d416e2f3fa911a5/)

Infineon Technologies · Villach

### [Staff Analog IC Design Engineer (ADC)](https://jobs.opennash.com/companies/qualcomm/jobs/eb6fb3301eee89692723/)

Qualcomm · Singapore, Central Singapore

### [Staff/ Senior Staff /Principal Engineer, Analog Design (Power & Analog ICs)](https://jobs.opennash.com/companies/renesas-electronics/jobs/81940b9044240d668f2b/)

Renesas Electronics · Bengaluru, KA, India

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
