[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/)

Synopsys · Sunnyvale, California

# Principal Memory PHY Architect (Power Modeling) - 16072

Sunnyvale, California Senior individual contributor 

Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/sunnyvale/principal-memory-phy-architect-power-modeling-16072/44408/93784465184)

[OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / Principal Memory PHY Architect (Power Modeling) - 16072

## Job description

### We Are

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

### You Are

You are a highly experienced architect with a strong background in memory PHYs and power modeling, ready to lead innovation in efficient silicon solutions. With 15+ years in engineering and a BSEE/MSEE, you bring expertise with industry-standard tools—including Power Artist and PTPX—a collaborative spirit, and a passion for mentoring teams and delivering outstanding results. You thrive in environments where you drive power models, collaborate with PHY architects to define architecture that meet product goals, take ownership of outcomes, and work seamlessly with large cross-functional teams to ensure successful project delivery.

### What You’ll Be Doing

Designing and developing power-efficient memory PHY architectures. Driving the creation and optimization of effective power models for memory subsystems. Taking responsibility for project outcomes and ensuring high-quality deliverables. Utilizing tools such as Power Artist and PTPX for power analysis and optimization. Collaborating closely with large cross-functional teams—including engineering, product management, and customers—to align requirements and integration.

Mentoring engineers and sharing best practices. Evaluating new technologies or architectural improvements. Supporting IP integration and validation efforts.

### The Impact You Will Have

Advance Synopsys’ leadership in memory PHY innovation. Drive efficient power modeling practices that enhance product performance and competitiveness. Take ownership of outcomes, ensuring projects meet and exceed expectations. Shape future technology and product direction. Support robust, scalable architectures. Foster a collaborative and inclusive team culture across large, multidisciplinary groups. Deliver solutions trusted by leading semiconductor companies.

### What You’ll Need

15+ years in memory PHY architecture and power modeling. Expertise with industry-standard design and simulation tools, including Power Artist and PTPX. Proven experience driving efficient power models and taking responsibility for outcomes. BSEE/MSEE required. Strong analytical and communication skills. Strong digital and/or analog design skills Ability to work effectively with large cross-functional teams.

### Who You Are

Strategic, collaborative, and detail-oriented. Inclusive leader and effective communicator. Adaptable and innovative problem-solver. Accountable and results-driven.

### The Team You’ll Be A Part Of

Join a diverse, expert engineering group focused on power-optimized memory PHY IP for next-generation silicon platforms. You will collaborate with a large cross-functional team to drive innovation and ensure successful outcomes.

### Rewards and Benefits

We offer comprehensive health, wellness, and financial benefits. Your recruiter will provide more details during the hiring process.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 99 days
- Location: Sunnyvale, California[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/sunnyvale/principal-memory-phy-architect-power-modeling-16072/44408/93784465184)

## More jobs at Synopsys

### [Architect – GenAI, Agentic AI, Ecosystems and Platforms](https://jobs.opennash.com/companies/synopsys/jobs/a4230d472919e32690a8/)

Sunnyvale, California

### [Memory Compiler Architect - 15954](https://jobs.opennash.com/companies/synopsys/jobs/733b2e913eef83df0f63/)

Sunnyvale, California

### [SerDes/DSP System, Sr Architect - 18614](https://jobs.opennash.com/companies/synopsys/jobs/a9fb0a772df508767835/)

Sunnyvale, California

### [Silicon IP Program Manager - 16577](https://jobs.opennash.com/companies/synopsys/jobs/22cee7c22dde693da3a3/)

Sunnyvale, California

### [Silicon IP Program Manager - 18327](https://jobs.opennash.com/companies/synopsys/jobs/88dcdadcfe1bdbbc3ed4/)

Sunnyvale, California

## Similar jobs at other companies

### [Sr. Fellow -- Memory PHY Architect](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/7aac7cd50d3662a11cfc/)

Advanced Micro Devices (AMD) · Santa Clara, California

### [Memory PHY Firmware Architect](https://jobs.opennash.com/companies/advanced-micro-devices-amd/jobs/d3335f49d1a2a63bdeec/)

Advanced Micro Devices (AMD) · Santa Clara, California

### [Principal GPU Memory Architect](https://jobs.opennash.com/companies/nvidia/jobs/56f30adf2b2b0fd8b193/)

NVIDIA · US, CA, Santa Clara

### [3D Memory Chip Architect and Design, Principal Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/9980b2be3d4439b5f5d6/)

Qualcomm · San Diego, California, United States of America

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
