[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/) Synopsys · Bengaluru, India # Applications Engineering, Sr Staff Engineer (Physical Verification) Bengaluru, India Senior individual contributor Operations Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/bengaluru/applications-engineering-sr-staff-engineer-physical-verification/44408/101731559168) [OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / Applications Engineering, Sr Staff Engineer (Physical Verification) ## Job description We Are At Synopsys, we drive the innovations that shape the way we live and connect. Our technology powers the Era of Pervasive Intelligence, enabling breakthroughs in AI, high-performance computing, automotive, mobile, and cloud infrastructure. We deliver industry-leading silicon design, verification, IP, and software solutions that help customers bring innovative products to market faster and with greater confidence. Our Physical Verification Applications Engineering team partners closely with semiconductor companies, foundries, and internal engineering organizations to solve the industry's most complex signoff challenges. We develop advanced methodologies, drive technology adoption, and help customers achieve predictable design closure on the most advanced process nodes. You Are You are a seasoned Physical Verification expert with deep experience in signoff verification and semiconductor design methodologies. You understand that successful tapeout requires more than running verification decks. It demands technical leadership, scalable methodologies, automation, and close collaboration across multiple engineering disciplines. You thrive on solving complex DRC, LVS, ERC, Density, Antenna, and reliability verification challenges at advanced technology nodes. You are comfortable working directly with customer engineering teams, understanding their design bottlenecks, and driving solutions that improve productivity and accelerate design closure. You enjoy mentoring engineers, influencing technical strategy, and developing innovative verification methodologies that scale across projects and organizations. ### What You'll Be Doing Lead Physical Verification signoff activities for strategic Synopsys customers across advanced semiconductor technologies. Drive DRC, LVS, ERC, Density, Antenna, PERC, and Reliability Verification closure for large-scale SoC and custom design projects. Develop and deploy scalable PV methodologies, automation frameworks, and productivity-enhancing verification flows. Collaborate with Physical Design, Custom Design, Technology, Foundry, CAD, Product Engineering, and R&D teams to resolve complex signoff challenges. Analyze technical risks and proactively identify verification bottlenecks that may impact project schedules and tapeout milestones. Provide technical leadership and mentorship to engineering teams while promoting verification best practices. Support customer engagements by understanding design challenges and proposing innovative verification solutions. Drive feedback into Synopsys product development teams to enhance Physical Verification technologies and customer workflows. Influence roadmap decisions and adoption of next-generation verification methodologies for advanced process technologies. Contribute to customer success by improving verification turnaround time, design quality, and signoff predictability. ### What You'll Need B.Tech with 8+ years or M.Tech with 6+ years of experience in Physical Verification, Physical Design, or related VLSI domains. ### Strong expertise in Physical Verification signoff flows including DRC LVS ERC PERC Density Verification Antenna Verification Reliability Verification Hands-on experience with industry-leading EDA tools such as: Synopsys IC Validator (ICV) Siemens Calibre Cadence Pegasus Or equivalent Physical Verification platforms Deep understanding of advanced semiconductor technologies such as 7nm, 5nm, 3nm, and beyond. Strong knowledge of: Semiconductor manufacturing processes Device physics Physical layout design Design-for-Manufacturing (DFM) Advanced process-node signoff methodologies Proven experience debugging complex PV violations and driving signoff closure across large-scale projects. Strong scripting and automation skills using Python, Perl, Tcl, Shell, or similar programming languages. Experience developing reusable methodologies, automation solutions, and verification process improvements. Exposure to cloud computing, distributed verification environments, or large-scale compute infrastructures is desirable. ### Who You Are A strong technical leader who can influence engineering decisions without direct authority. An exceptional problem solver who enjoys tackling complex silicon signoff challenges. A collaborative professional capable of working across global and cross-functional teams. A customer-focused engineer who understands both technical and business priorities. A mentor who actively develops and guides junior engineers. A proactive and self-driven individual with strong ownership and accountability. Someone who can manage multiple priorities while consistently delivering high-quality results. The Team You'll Be Part Of The Physical Verification Applications Engineering team develops, enhances, and deploys industry-leading verification solutions that enable reliable signoff and manufacturability for advanced semiconductor designs. The team works closely with customers, foundries, and internal engineering organizations to address emerging technology challenges, accelerate adoption of Synopsys verification products, and drive innovation in methodology development, automation, and design closure. The Impact You Will Have Enable customers to achieve faster, more predictable silicon signoff using Synopsys Physical Verification solutions. Improve customer productivity, verification quality, and time-to-market through technical excellence and automation. Drive innovation in Physical Verification methodologies and signoff technologies. Strengthen Synopsys' leadership position in advanced-node semiconductor verification. Bridge customer requirements, technology advancements, and product development initiatives. Contribute directly to business growth by helping customers successfully deploy and scale Synopsys verification solutions. Rewards and Benefits We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Bengaluru, India[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/bengaluru/applications-engineering-sr-staff-engineer-physical-verification/44408/101731559168) ## More jobs at Synopsys ### [ASIC Verification Engineer, Staff Level](https://jobs.opennash.com/companies/synopsys/jobs/8f737debdb9cbb41cad7/) Bengaluru, India ### [ASIC Verification- Senior Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/e4f0bc8c7c5899f8315c/) Bengaluru, India ### [ASIC Verification- Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/68afd2c4e88617693b6c/) Bengaluru, India ### [Applications Engineering, Principal Engineer](https://jobs.opennash.com/companies/synopsys/jobs/cb0af399a1f20f6ab1d1/) Bengaluru, India ### [Applications Engineering, Sr Engineer](https://jobs.opennash.com/companies/synopsys/jobs/a2cbfca89624825d8049/) Bengaluru, India ## Similar jobs at other companies ### [Staff Applications Engineer](https://jobs.opennash.com/companies/infineon-technologies/jobs/d2a6d89fcebbf083ca4d/) Infineon Technologies · Bangalore ### [Staff Engineer, System Applications Engineer](https://jobs.opennash.com/companies/infineon-technologies/jobs/b31b82655086656c8e07/) Infineon Technologies · Bangalore BTP ### [Staff/Sr Staff/Principal Engineer - Yield & Diagnostics Engineering](https://jobs.opennash.com/companies/qualcomm/jobs/ad0e216957302cdab622/) Qualcomm · Bangalore, India ### [Hardware Design Engineer – Application Engineering, Staff](https://jobs.opennash.com/companies/qualcomm/jobs/f5e23b5b2d1c68460bb5/) Qualcomm · Ottawa, Ontario, Canada ### [Senior Staff Engineer, Technology Development Engineering](https://jobs.opennash.com/companies/sandisk/jobs/ab7cb51cd4bfa56eb843/) Sandisk [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)