[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/)

Synopsys · Noida, India

# Analog Design, Principal Engineer

Noida, India Senior individual contributor Design 

Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there.
[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/noida/analog-design-principal-engineer/44408/91802916768)

[OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / Analog Design, Principal Engineer

## Job description

### We Are

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

### You Are

An experienced and passionate Analog and Mixed-Signal (A&MS) Senior Circuit Design Expert with a strong background in PLL, data converters and SERDES design. You have a deep understanding of mixed-signal techniques for dynamic and static power reduction, performance enhancement, and area reduction. Your expertise includes circuit architectures simulation, circuit layout, and knowledge of bipolar, CMOS, passive network and interconnect parasitic impact in advanced finfet technology nodes.

You excel in developing Analog Full custom circuit macros, such as PLLs, Clock Path Functions, clocking solutions, TX/RX datapaths, and power management and regulation for High Speed PHY IP, in both planar and fin-fet CMOS technology. You thrive in collaborative environments, working closely with silicon test and debug experts to advance quality through Sim2Sil correlation. You are also passionate about building and nurturing key analog design talent to grow business impact through successful project execution.

### What You’ll Be Doing

Leading NRZ/PAM4 Serdes analog design transceiver solutions. Developing Analog Full custom circuit macros for High Speed PHY IP in advanced technology nodes. Collaborating with silicon test and debug experts for Sim2Sil correlation. Analyzing various mixed signal techniques for power reduction, performance enhancement, and area reduction.

### The Impact You Will Have

Driving innovation in mixed-signal advanced analog serdes design. Enhancing the performance and efficiency of high-speed physical interfaces. Contributing to the development of cutting-edge technology in High Speed PHY IP. Improving quality and robustness of design through collaboration and Sim2Sil correlation.

### What You’ll Need

BE 15+ years of relevant experience or MTech 12+ years of relevant experience in mixed signal analog, clock, and datapath circuit design. Experience in designing Charge-pump-based PLLs, Fractional-N PLLs, Digital PLLs, XTAL oscillators, and LO generation circuits. Knowledge in Equalizers, CDR architectures, high-speed digital circuit design, timing/phase noise analysis, signal integrity. Knowledge of RF architecture and blocks such as transceivers front-end, VCOs, LNA, and up/down converters Who You Are: Strong fundamentals of CMOS, device physics, and sub-micron design methodologies.

Experience with PLL designs and high-speed digital circuit design. Knowledge of control systems, band gaps, bias, op-amps, LDOs, and feedback techniques. Familiarity with digitally assisted analog circuit techniques. Capable to drive technical decision and tradeoff with customer focus The Team You’ll Be A Part Of: Join our High-Performance Computing (HPC) Enterprise analog/mixed-signal Serdes team involved in cutting-edge High Speed PHYSICAL Interface Development.

You will work with experienced teams locally and with colleagues from various sites across the globe, fostering a collaborative and innovative environment.

### Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

## At a glance
- Posted by the employer: Not stated
- First seen by OpenNash: Jul 11, 2026
- Last checked: Oct 18, 2026
- Listed for: 99 days
- Location: Noida, India[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/noida/analog-design-principal-engineer/44408/91802916768)

## More jobs at Synopsys

### [ASIC Digital Design, Principal Engineer](https://jobs.opennash.com/companies/synopsys/jobs/cbcd941cb6007acaed92/)

Noida, India

### [ASIC Digital Design, Sr Manager](https://jobs.opennash.com/companies/synopsys/jobs/be26b9e5dadc2c11cdd0/)

Noida, India

### [ASIC Digital Design, Sr Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/651a6e02db274873df64/)

Noida, India

### [Analog Design, Sr Engineer](https://jobs.opennash.com/companies/synopsys/jobs/3cd227693de7e5ece0e4/)

Noida, India

### [Analog Design, Sr Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/51b024949032b3664670/)

Noida, India

## Similar jobs at other companies

### [Serdes PHY Analog Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/457f46cf63e8537f322f/)

Qualcomm · Bangalore, India

### [Staff Engineer, Analog Design](https://jobs.opennash.com/companies/renesas-electronics/jobs/10887787d51748b3d927/)

Renesas Electronics · Bengaluru, KA, India

### [Senior Staff Engineer Analog Mixed Signal Design Engineer](https://jobs.opennash.com/companies/infineon-technologies/jobs/fb86d1f91d6463d49ea7/)

Infineon Technologies · Nagoya

### [Staff Engineer Analog Design (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/a90e3d416e2f3fa911a5/)

Infineon Technologies · Villach

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)
