[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Synopsys jobs](https://jobs.opennash.com/companies/synopsys/) · [Search jobs](/search/) Synopsys · Sunnyvale, California # SoC Engineering, Principal Engineer-18586 Sunnyvale, California Senior individual contributor Operations Listed on Synopsys’s official careers site. Listed as of October 18, 2026. Check that it is still open and apply there. [Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/sunnyvale/soc-engineering-principal-engineer-18586/44408/101338136144) [OpenNash Jobs](https://jobs.opennash.com/) / [Synopsys](https://jobs.opennash.com/companies/synopsys/) / SoC Engineering, Principal Engineer-18586 ## Job description We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. ### You Are You are a seasoned RTL design leader with a strong record of driving complex ASIC digital subsystems from concept to silicon. You bring the technical depth to define architecture, translate requirements into clear specifications, and deliver high-quality, first-time-right RTL for robust, scalable subsystem designs. Your background includes multiple successful tape-outs and deep experience working across design, verification, DFT, and implementation to bring complex programs to closure. You are fluent in industry-standard protocols such as UCIe, Ethernet, UALink, and AMBA, and you apply strong judgment in low power design, DFT architecture, and subsystem-level technical decision-making. ### What You Will Be Doing Leading the subsystem lifecycle from requirements and architecture definition through release Developing subsystem architecture, functional specifications, and high-quality RTL micro-architecture Driving design quality through RTL linting, CDC, RDC, and close partnership with verification, DFT, and implementation teams Integrating standard protocols such as UCIe, Ethernet, UALink, and AMBA into subsystem designs Applying low power and DFT design methodologies at the architectural level Mentoring junior engineers and contributing to technical reviews and design excellence The Impact You Will Have: Delivering high-performance digital IP subsystems that power next-generation silicon solutions Enabling first-time-right RTL, helping reduce verification cycles and accelerate time-to-market Strengthening subsystem quality, scalability, and interoperability through rigorous design practices Influencing architectural decisions that shape the future of digital IP design at Synopsys Contributing to a collaborative, innovative engineering culture through mentorship and technical leadership What You Will Need: BSEE, BSCE, MSEE, MSCE, or an advanced degree, plus - 8+ years of direct experience in RTL design and subsystem architecture for complex ASIC or SoC projects - Strong expertise in RTL coding using Verilog/System Verilog, along with linting, CDC, RDC, and formal verification tools Experience with standard protocols such as UCIe, Ethernet, UALink, and AMBA Solid knowledge of low power design methodologies, DFT architecture, and the broader ASIC design flow - Proven ability to lead cross-functional efforts from specification through silicon Who You Are: A strong technical leader with a growth mindset and a commitment to continuous learning A clear communicator who can work effectively across diverse technical teams A collaborative mentor who helps raise the performance of those around you Analytical, detail-oriented, and driven to solve complex design challenges with quality and rigor Adaptable and resilient in a fast-moving, high-performance environment The Team You Will Be A Part Of: You will join the Synopsys Digital IP Subsystem team, a group focused on delivering high-performance, reliable, and scalable digital subsystems for global customers. The team values technical excellence, collaboration, and innovation, and plays an important role in advancing Synopsys leadership in engineering solutions from silicon to systems. ### Rewards and Benefits We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring proTop of Form #LI-DP1 ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 11, 2026 - Last checked: Oct 18, 2026 - Listed for: 7 days - Location: Sunnyvale, California[Apply on Synopsys’s careers site →](https://careers.synopsys.com/job/sunnyvale/soc-engineering-principal-engineer-18586/44408/101338136144) ## More jobs at Synopsys ### [Applications Engineering, Sr Engineer - FPGA](https://jobs.opennash.com/companies/synopsys/jobs/708a163d95d9ef8a907a/) Sunnyvale, California ### [Applications Engineering, Sr. Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/6ce2e6888bd9adb10886/) Sunnyvale, California ### [Applications Engineering, Staff Engineer](https://jobs.opennash.com/companies/synopsys/jobs/7501e11d6cb23debc87f/) Sunnyvale, California ### [Principal (STA/ Sign-Off) Engineer-17042 (Austin/ Sunnyvale)](https://jobs.opennash.com/companies/synopsys/jobs/e57ebf21b3736ed73b5c/) Sunnyvale, California ### [Principal Application Engineer - FPGA](https://jobs.opennash.com/companies/synopsys/jobs/229b213b728d4a1e5227/) Sunnyvale, California ## Similar jobs at other companies ### [Principal/Manager, SoC Systems Validation Engineering](https://jobs.opennash.com/companies/qualcomm/jobs/144988f71b593fb873b1/) Qualcomm · Tijuana, Baja California, Mexico ### [Manager, SoC Systems Validation Engineering (SVE)](https://jobs.opennash.com/companies/qualcomm/jobs/beaa132b2cb02221ba69/) Qualcomm · Tijuana, Baja California, Mexico ### [SR Principal Software Engineer - LLM Engineering](https://jobs.opennash.com/companies/jpmorganchase/jobs/c9af683aa86a1aa5dbca/) JPMorganChase · Palo Alto, CA, United States ### [Senior Principal Software Engineer - Fraud Prevention Engineering](https://jobs.opennash.com/companies/jpmorganchase/jobs/9f938742397dc99bbaec/) JPMorganChase · Palo Alto, CA, United States ### [Senior Principal Systems Engineer – Digital Ecosystem & Systems Engineering](https://jobs.opennash.com/companies/bae-systems/jobs/bb36f0312cffdd137631/) BAE Systems · Broomfield, Colorado, United States [Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)