[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Samsung Electronics jobs](https://jobs.opennash.com/companies/samsung-electronics/) · [Search jobs](/search/) Samsung Electronics # Analog Circuit Design QA Lead Engineer SSIR, Goldstone, Bangalore, India Manager or lead Design Listed on Samsung Electronics’s official careers site. Listed as of October 17, 2026. Check that it is still open and apply there. [Apply on Samsung Electronics’s careers site →](https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/SSIR-Goldstone-Bangalore-India/Analog-Circuit-Design-QA-Lead-Engineer_R118175) [OpenNash Jobs](https://jobs.opennash.com/) / [Samsung Electronics](https://jobs.opennash.com/companies/samsung-electronics/) / Analog Circuit Design QA Lead Engineer ## Job description ### Position Summary About Samsung Semiconductor India Research (SSIR) With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more. As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products. Role and Responsibilities - Ideal Candidate should have 10+ years of experience in Analog Design and leading a Project. - He should have at least one domain experience - High speed Clocking circuits or Serdes design experience - Analog (ADC/DAC) experience - Thermal sensors, OSC, LDO design experience. - Candidate should have experience in full design cycle of Analog and Mixed Signal IP. Roles - will lead Analog QA design Activities. - will Review Analog Design with focus on quality of IP. - will suggest Testbenches and Analyse when circuit can fail. - will interact with Design team, and layout team. - will Review IP Design kit. ### Skills and Qualifications Experience – 10 -18 Years of experience Qualifications B.Tech/B.E/M.Tech/M.E Disclaimer Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law. * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 9, 2026 - Last checked: Oct 17, 2026 - Listed for: 100 days - Location: SSIR, Goldstone, Bangalore, India[Apply on Samsung Electronics’s careers site →](https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/SSIR-Goldstone-Bangalore-India/Analog-Circuit-Design-QA-Lead-Engineer_R118175) ## More jobs at Samsung Electronics ### [Analog Circuit Design - IO Design Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/fe8b6b8c4ba5ea825c38/) SSIR, Goldstone, Bangalore, India ### [Analog Circuit Design Lead Engineer-HSI](https://jobs.opennash.com/companies/samsung-electronics/jobs/cbb4384889c36eb95f14/) SSIR, Goldstone, Bangalore, India ### [DRAM Linux Kernel Architect](https://jobs.opennash.com/companies/samsung-electronics/jobs/90c13769a4627f4001e8/) SSIR, Goldstone, Bangalore, India ### [IP Design Verification Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/e5b955296d7956539489/) SSIR, Goldstone, Bangalore, India ### [IP RTL Design Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/616a86a9964371de07e1/) SSIR, Goldstone, Bangalore, India ## Similar jobs at other companies ### [Senior Quantum Engineer - Cryo-CMOS Analog Circuit Design](https://jobs.opennash.com/companies/microsoft/jobs/6b112ef80b58b548db0b/) Microsoft · Denmark, Copenhagen, Kongens Lyngby ### [Senior Staff Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/9c9c9ee8de475c168163/) Sandisk ### [Senior Technologist Datapath Design Engineer and Circuit Design Engineer, VLSI Design Engineering](https://jobs.opennash.com/companies/sandisk/jobs/04c89e21c7a143aa3d7b/) Sandisk ### [Memory Circuit Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/26b6bf9f8b20500a5700/) Qualcomm · Bangalore, India ### [RFIC Circuit Design Engineer, Senior](https://jobs.opennash.com/companies/qualcomm/jobs/834f243450fb81826e11/) Qualcomm · Bangalore, India OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)