[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Samsung Electronics jobs](https://jobs.opennash.com/companies/samsung-electronics/) · [Search jobs](/search/) Samsung Electronics # NAND BM IP RTL Design Engineer Design Listed on Samsung Electronics’s official careers site. Listed as of October 17, 2026. Check that it is still open and apply there. [Apply on Samsung Electronics’s careers site →](https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/NAND-BM-IP-RTL-Design-Engineer_R114267) [OpenNash Jobs](https://jobs.opennash.com/) / [Samsung Electronics](https://jobs.opennash.com/companies/samsung-electronics/) / NAND BM IP RTL Design Engineer ## Job description ### Position Summary About Samsung Semiconductor India Research (SSIR) With a wide range of industry-leading semiconductor solutions, we are enabling innovative growth in market segments in component solutions, featuring industry-leading technologies in System LSI, Memory and Foundry. Our engineers are offered a foundation to work on cutting-edge technologies such as Foundation IP Design, Mobile SoCs, Storage Solutions, AI/ML, 5G/ 6G solutions, Neural processors, Serial Interfaces, Multimedia IPs and much more. As one of the largest R&D centers outside Korea for Samsung Electronics, we take pride in our ability to work on some of the cutting edge technologies. Our engineers get to work across diverse domains, projects, products, clients, people and countries, and conduct research in new and emerging technology areas. Innovation and creativity are highly valued at this innovation hub, as we strive towards providing high reliability; high performance and value added services that enable Samsung Electronics deliver world-class products. Role and Responsibilities Samsung Semiconductor India Research (SSIR) is looking for a bright RTL Design Engineer who will be responsible for performing concept and specification study of Samsung Memory (Flash, DRAM). Providing high quality RTL design in terms of performance, emulation compatibility and area utilization. Writing detailed design specification and micro architecture documents. Memory team, SSIR Bangalore plays a key role in maintaining this leadership by continuous innovation and applying it to a real life products. We provide the opportunities for you to share and build up your knowledge and expertise, and collaborate to drive innovation forward. At Samsung, you will witness your ideas come to life in new products and solutions that shape the future. ### Experience 6+ years RTL design using Verilog or System Verilog. Strong RTL coding practices. Design of complex state machines, data paths and arbitration. Exposure to emulation and emulation compatible RTL design. Ability to verify functionality with Unit level TB. Modelling and performance simulation. Prior experience on memory design is a plus. Knowledge on area optimization techniques on Emulation platform would be an asset. Strong Problem solving and RTL debugging skills Writing detailed design specification and micro architecture documents. Experience in FPGA based prototypes development Individual should be self-driven, adaptable, flexible, creative, and capable of working independently. The candidate needs to be solution-orientated, quality-driven and focused on timely deliverables ### Skills and Qualifications Qualifications B.Tech/B.E/M.Tech/M.E Disclaimer Samsung Semiconductor India Research (SSIR), a division of Samsung R&D India - Bangalore Pvt. Ltd is dedicated to employing a diverse workforce and providing Equal Employment Opportunity to all individuals, regardless of their religion, gender, age, marital status, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law. * Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Jul 9, 2026 - Last checked: Oct 17, 2026 - Listed for: 100 days[Apply on Samsung Electronics’s careers site →](https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/NAND-BM-IP-RTL-Design-Engineer_R114267) ## More jobs at Samsung Electronics ### [Analog Design Engineer - CMOS Image Sensors](https://jobs.opennash.com/companies/samsung-electronics/jobs/53607dec4adb7acb79c8/) ### [DFT Design Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/68edf95f72514088181f/) ### [Design Verification Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/65a7daa3d771a6a1b8b9/) ### [Lead Analog Design Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/6966cdb1054b753f40ca/) ### [Lead SOC RTL Design Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/eb47778962acdfca584e/) ## Similar jobs at other companies ### [Staff, Systems Design Engineer - NAND Interface Design and Validation](https://jobs.opennash.com/companies/sandisk/jobs/f7f067f6a8a8a868aecf/) Sandisk ### [Staff Engineer, System Design Engineering ( NAND FLASH) 8 - 14 years, Bangalore](https://jobs.opennash.com/companies/sandisk/jobs/fa4ef4b0a501325dde63/) Sandisk ### [Project and Design Lead engineer – Cubicle Design (Locomotive and Cab Cars)](https://jobs.opennash.com/companies/siemens/jobs/fbc1170b7908ef51d761/) Siemens ### [Mechanical Project Engineer (Design Engineer)](https://jobs.opennash.com/companies/siemens/jobs/fdc31e71d029076eed75/) Siemens ### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/) Infineon Technologies · Singapore OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)