[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Samsung Electronics jobs](https://jobs.opennash.com/companies/samsung-electronics/) · [Search jobs](/search/) Samsung Electronics · Austin, TX, USA # Experienced Yield Analysis Engineer Austin, TX, USA $95,000 - $120,000 Operations Listed on Samsung Electronics’s official careers site. Listed as of October 17, 2026. Check that it is still open and apply there. [Apply on Samsung Electronics’s careers site →](https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/12100-Samsung-Blvd-Austin-TX-USA/Experienced-Yield-Analysis-Engineer_R120177) [OpenNash Jobs](https://jobs.opennash.com/) / [Samsung Electronics](https://jobs.opennash.com/companies/samsung-electronics/) / Experienced Yield Analysis Engineer ## Job description About Samsung Austin Semiconductor Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow. Come innovate with us! ### Position Summary We are seeking a highly analytical and detail-oriented Yield and Process Control and Investigation(PCI) Engineer to join our semiconductor manufacturing team. In this role, you will be critical in monitoring wafer manufacturing processes, driving yield enhancement, and investigating process excursions. You will utilize advanced statistical process control (SPC), defect inspection data, and parametric testing results to identify root causes of yield limiters. Working closely with cross-functional teams—including Process, Equipment, and Integration engineering—you will implement robust solutions to ensure process stability, minimize defects, and maximize product yield. Role and Responsibilities Here’s What You’ll Be Responsible For: Predictive Yield Modeling: Develop, implement, and validate complex yield prediction models that correlate inline metrology, defect inspection data and FDC(Fault Detection and Classification) metrics. ### Baseline Forecasting Forecast yield trajectories for ramping and mature technology nodes, proactively identifying yield risk areas before wafers reach EDS test. ### Yield Analysis & Improvement Drive end-to-end yield performance across wafer sort, parametric, and final tests by performing advanced data mining and statistical analysis to identify yield limiters and correlate detractors with electrical, inline, and defect data to implement improvement actions. ### Root Cause & Failure Analysis Drive yield stability by leading root cause analysis through structured methodologies, correlating electrical signatures with physical defects via EFA/PFA partnerships, and collaborating with Design and Product teams to eliminate layout-dependent yield limiters before ramping. ### Data Science & Modeling Apply advanced data science techniques and machine learning to build sophisticated yield models and automated analytics pipelines using Python, JMP, and SQL to enhance yield dataset analysis. ### Yield Management Lead comprehensive yield management by defining strategic roadmaps, KPIs, and improvement strategies, while managing major yield excursions, mentoring junior engineers, and communicating yield health and risks to executive leadership. ### Skills and Qualifications Here's what you'll need: B.E. M.Sc. in Electrical Engineering, Materials Science, Physics, Applied Physics, or related field. Understanding of semiconductor device physics and CMOS fabrication processes (Lithography, Etch, Thin Films, CMP, Diffusion, Implant). Understanding of electrical parametric testing, defect inspection mechanisms. Strong technical writing and presentation skills to effectively communicate technical data to diverse audiences. Ability to thrive in a fast-paced, 24/7 cleanroom manufacturing environment. Capable of managing multiple high-priority investigations simultaneously while collaborating seamlessly with cross-functional teams. Proactive and organized with excellent verbal and written communication skills for reporting to "home teams" and global stakeholders. Cross-functional leadership and communication. Exceptional analytical problem-solving skills with a proven track record of resolving complex process excursions. The current base salary range for this role is between $95,000 - $120,000. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance. Total Rewards At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location. We offer a comprehensive benefits package, including: Medical, dental, and vision insurance Life insurance and 401(k) matching with immediate vesting Onsite café(s) and workout facilities Paid maternity and paternity leave Paid time off (PTO) + 2 personal holidays and 10 regular holidays Wellness incentives and MORE Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance. All positions at Samsung Austin Semiconductor are full-time on-site. U.S. Export Control Compliance This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization. Trade Secrets Notice By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity. - Please visit Samsung membership to see Privacy Policy, which defaults according to your location. You can change Country/Language at the bottom of the page. If you are European Economic Resident, please click here. - Samsung Electronics America, Inc. and its subsidiaries are committed to Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law. ## At a glance - Posted by the employer: Not stated - First seen by OpenNash: Oct 10, 2026 - Last checked: Oct 17, 2026 - Listed for: 7 days - Location: Austin, TX, USA - Pay: $95,000 - $120,000[Apply on Samsung Electronics’s careers site →](https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/12100-Samsung-Blvd-Austin-TX-USA/Experienced-Yield-Analysis-Engineer_R120177) ## More jobs at Samsung Electronics ### [Capacity Planning Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/f6e13a7350ee886aaa6b/) Austin, TX, USA ### [Commissioning Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/89c25b853620969a53dd/) Austin, TX, USA ### [Defect Reduction Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/8aef49e796070b1673c7/) Austin, TX, USA ### [Electrical Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/27ed85383f17aa1a8328/) Austin, TX, USA ### [Electrical Engineering Manager](https://jobs.opennash.com/companies/samsung-electronics/jobs/8c721d900421502689fb/) Austin, TX, USA ## Similar jobs at other companies ### [Defect Characterization Low Yield Analysis Engineer](https://jobs.opennash.com/companies/intel/jobs/56edc406eda441155a02/) Intel · US, Arizona, Phoenix ### [Yield Analysis Engineer](https://jobs.opennash.com/companies/micron-technology/jobs/79dc14fa95212f47aa2f/) Micron Technology · Boise ### [Senior Yield Control Technology Engineer (MAD-MT-OR)](https://jobs.opennash.com/companies/hitachi/jobs/50691ce867deb66f0e9c/) Hitachi · Hillsboro, OR, United States ### [Low Yield Analysis Engineer on Shift](https://jobs.opennash.com/companies/intel/jobs/644302cb8cd598ee255e/) Intel · US, Oregon, Hillsboro ### [Yield Control Technology Engineer II or Senior (MAD-AS-ID)](https://jobs.opennash.com/companies/hitachi/jobs/0439949051b66a5b497a/) Hitachi · ID, United States OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)