[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Renesas Electronics jobs](https://jobs.opennash.com/companies/renesas-electronics/) · [Search jobs](/search/)

Renesas Electronics · Bengaluru, KA, India

# Staff Engineer, Physical Design

Bengaluru, KA, India Full-time Senior individual contributor Design 

Listed on Renesas Electronics’s official careers site. Posted July 16, 2026. Check that it is still open and apply there.
[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000138146634-staff-engineer-physical-design)

[OpenNash Jobs](https://jobs.opennash.com/) / [Renesas Electronics](https://jobs.opennash.com/companies/renesas-electronics/) / Staff Engineer, Physical Design

## Job description

### Key Responsibilities

Lead MCU/subsystem/block-level closure efforts, focusing on timing closure, congestion resolution, power integrity, and physical implementation. Collaborate closely with SoC-level teams to align on clocking and floor planning strategies, leveraging strong understanding of SoC methodologies without direct ownership of SoC-level activities. Work on the different power domains and implement UPF. Apply knowledge of clocking methodologies to ensure subsystem clock domain integration aligns with overall SoC clock architecture.

Develop and refine subsystem closure methodologies and automation flows to improve design quality and efficiency. Mentor and guide physical design engineers within the subsystem teams, promoting best practices and methodology adoption. Work cross-functionally with RTL designers, STA, power, verification, and backend teams to ensure smooth subsystem integration and closure. Proactively identify and mitigate physical design risks, coordinating with SoC teams on potential impacts and solutions.

## Qualifications

Education:M.Tech/ B.Tech in Electrical Engineering 7+ years of experience in physical design focusing on subsystem-level closure for complex hierarchical SoCs at advanced nodes (7nm, 5nm, or below). Strong expertise in timing closure, congestion management, and physical implementation at the block and subsystem level. Solid understanding of SoC-level floorplanning and clocking methodologies, including clock domain partitioning, clock tree architecture, skew management, and clock gating; candidate is expected to collaborate effectively on SoC-level activities but not lead them.

Hands-on experience with industry-standard physical design and timing tools such as Synopsys ICC2, Cadence Innovus, PrimeTime, and signoff platforms. Proficient in scripting and automation (Tcl, Python, Perl) to support closure flows and methodology development. Deep knowledge of SoC design flows with proven ability to work closely with timing closure, power integrity, clocking, verification. Solid understanding of low-power design techniques and power-aware physical implementation.

## At a glance
- Posted by the employer: Jul 16, 2026
- First seen by OpenNash: Oct 12, 2026
- Last checked: Oct 19, 2026
- Listed for: 95 days
- Location: Bengaluru, KA, India
- Employment type: Full-time[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000138146634-staff-engineer-physical-design)

## More jobs at Renesas Electronics

### [Director Engineering, Analog Design (Power ICs) - Chip Lead](https://jobs.opennash.com/companies/renesas-electronics/jobs/6fba84ec366427ba9039/)

Bengaluru, KA, India

### [Engineer, Design Verification](https://jobs.opennash.com/companies/renesas-electronics/jobs/b139c1f70b82218e7f7f/)

Bengaluru, KA, India

### [Principal Digital Engineer (DFT Design)](https://jobs.opennash.com/companies/renesas-electronics/jobs/59c67013daae5b874af2/)

Bengaluru, KA, India

### [Senior Engineer, Analog Circuit Design](https://jobs.opennash.com/companies/renesas-electronics/jobs/dfbd46a1086684155d7a/)

Bengaluru, KA, India

### [Senior Engineer, Design Verification (MCU)](https://jobs.opennash.com/companies/renesas-electronics/jobs/91baefee5103b4d3d97d/)

Bengaluru, KA, India

## Similar jobs at other companies

### [NPU Physical Design Engineer (Lead/Staff/Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/6c197dcc0ecf984e3558/)

Qualcomm · Bangalore, India

### [SoC Physical Design CAD Engineer (Staff/Sr Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/de557e36c083dee95dbc/)

Qualcomm · Bangalore, India

### [Senior Staff Engineer Physical Design and Methodology (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/46bbe226ff31021fb81f/)

Infineon Technologies · Munich

### [Staff / Senior Staff Engineer Digital Design (RTL Design)](https://jobs.opennash.com/companies/infineon-technologies/jobs/bcdb3b7a61b92eede1d2/)

Infineon Technologies · Singapore

### [Physical Design Engineer II](https://jobs.opennash.com/companies/microsoft/jobs/2d7f9c2e826bc117df12/)

Microsoft · India, Karnataka, Bangalore

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)