[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Renesas Electronics jobs](https://jobs.opennash.com/companies/renesas-electronics/) · [Search jobs](/search/) Renesas Electronics · San Jose, CA # Sr Principal Electrical Engineer San Jose, CALIFORNIA, United States Full-time Senior individual contributor Operations Listed on Renesas Electronics’s official careers site. Posted September 9, 2026. Check that it is still open and apply there. [Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000148494235-sr-principal-electrical-engineer) [OpenNash Jobs](https://jobs.opennash.com/) / [Renesas Electronics](https://jobs.opennash.com/companies/renesas-electronics/) / Sr Principal Electrical Engineer ## Job description We are seeking a Powertrain Design Engineer to lead the development of test vehicles supporting our high-current BCD (Bipolar-CMOS-DMOS) and low-voltage GaN power process and product portfolios. This role owns test vehicle definition, circuit and layout design, and characterization planning from concept through silicon bring-up, working closely with process development, product engineering, and applications teams. The ideal candidate has hands-on experience designing power devices and circuits at both the IC and module level, and is fluent in the power topologies these test vehicles are ultimately intended to support. ### Key Responsibilities Define, design, and drive execution of test vehicles (TVs) for high-current BCD and LV GaN process technologies, including device test structures, scaled power stages, and full-function demonstration circuits. Translate process capability targets and product roadmap requirements into test vehicle architecture and specifications. Design and simulate power stage circuits (e.g., synchronous buck/boost, multiphase, half-bridge/DrMOS, gate drivers) used to validate device performance under realistic switching and thermal conditions. Select and characterize power devices (LDMOS, trench MOSFETs, LV GaN HEMTs, Schottky/sync rectifiers) for inclusion in test structures, working with device/process engineering on layout-dependent tradeoffs (RDS(ON), Qg, breakdown voltage, SOA). Perform IC-level layout and design for test structures, including parasitic-aware layout for switch nodes, current sensing, and gate drive paths. Extend designs to module/package level as needed — co-design of power stages with packaging, magnetics, and PCB layout for evaluation boards and system-level test vehicles. Develop test and characterization plans covering DC parametrics, switching performance, efficiency, transient response, and voltage/current stress margins (including switch-node ringing and abs-max validation). Lead or support silicon bring-up, debug, and correlation of measured results against simulation and design targets. Collaborate cross-functionally with process integration, reliability, product/applications engineering, and test engineering to close the loop from process split data to product-ready specifications. Document design methodology, test vehicle results, and characterization data to support technology qualification and product development decisions. ## Qualifications Required Bachelor's or Master's degree in Electrical Engineering, Microelectronics, or related field. 10+ years of hands-on design experience in power semiconductor devices, analog/power ICs, or power electronics. Strong working knowledge of power conversion topologies (e.g., buck, boost, multiphase/interleaved converters, half-bridge, DrMOS/Intelli-Phase-style architectures) and how topology choices drive device requirements. Solid understanding of power device physics and tradeoffs across BCD process technologies and GaN (particularly low-voltage GaN HEMTs) — including RDS(ON), switching loss, gate charge, breakdown/avalanche behavior, and thermal characteristics. Demonstrated experience designing test structures or test chips/vehicles for process technology development (not just product design) — comfortable defining what a process node needs to prove out. IC-level design and layout experience, including parasitic-sensitive layout practices for high-current switching nodes. Experience taking designs beyond the die level to module, package, or board level (e.g., power module co-design, evaluation board layout, thermal/electrical co-design). Proficiency with circuit simulation tools (SPICE or equivalent) and familiarity with device/TCAD simulation concepts. Ability to interpret and specify absolute maximum ratings, transient voltage tolerance, and protection thresholds (OVP/UVP/OCP/OTP) relevant to power stage reliability. ### Strong lab skills bring-up, debug, and characterization using oscilloscopes, curve tracers, power analyzers, and thermal imaging. ## At a glance - Posted by the employer: Sep 9, 2026 - First seen by OpenNash: Oct 12, 2026 - Last checked: Oct 19, 2026 - Listed for: 40 days - Location: San Jose, CALIFORNIA, United States - Employment type: Full-time[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000148494235-sr-principal-electrical-engineer) ## More jobs at Renesas Electronics ### [Business Planning Specialist](https://jobs.opennash.com/companies/renesas-electronics/jobs/aa7351e8180427f86b65/) San Jose, CALIFORNIA, United States ### [Graduate Field Applications Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/5c11248e97e4afba61e7/) San Jose, CALIFORNIA, United States ### [Principal Analog Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/b963154cb358e6f9e3bf/) San Jose, CALIFORNIA, United States ### [Principal Electrical Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/f91545bbad5acb521ec5/) San Jose, CALIFORNIA, United States ### [Principal Test Engineer, Test Architecture](https://jobs.opennash.com/companies/renesas-electronics/jobs/27c79aca8b4d907707fe/) San Jose, CALIFORNIA, United States ## Similar jobs at other companies ### [Sr Principal Electrical Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/86a598c352ea4cfc02c4/) BAE Systems · Huntsville, Alabama, United States ### [Senior Principal Facilities Electrical Engineer](https://jobs.opennash.com/companies/bae-systems/jobs/0b12fac33f5f9185f630/) BAE Systems · Kingsport, Tennessee, United States ### [Sr. Principal Electrical Engineer/Principal Electrical Engineer](https://jobs.opennash.com/companies/northrop-grumman/jobs/59230913b9bf248c51b5/) Northrop Grumman · United States-Oklahoma-Oklahoma City ### [Principal Electrical Components Engineer or Sr Principal Electrical Components Engineers](https://jobs.opennash.com/companies/northrop-grumman/jobs/1b1abf7bb9e12a9d05c6/) Northrop Grumman · United States-California-Woodland Hills ### [Principal Electrical Engineer](https://jobs.opennash.com/companies/oracle/jobs/3484b2f7d7e8381ae431/) Oracle · United States [Jobs in San Jose, CA](/locations/us/ca/san-jose/)[Jobs in California](/locations/us-ca/)[Operations jobs](/functions/operations/) OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)