[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Renesas Electronics jobs](https://jobs.opennash.com/companies/renesas-electronics/) · [Search jobs](/search/)

Renesas Electronics · Kodaira, Japan

# SoC RTL Verification Engineer/Leader

Kodaira, Japan Full-time Operations 

Listed on Renesas Electronics’s official careers site. Posted April 6, 2026. Check that it is still open and apply there.
[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000118848597-soc-rtl-verification-engineer-leader-)

[OpenNash Jobs](https://jobs.opennash.com/) / [Renesas Electronics](https://jobs.opennash.com/companies/renesas-electronics/) / SoC RTL Verification Engineer/Leader

## Job description

【Reason for Hiring】 As automotive electrification and intelligent technologies continue to advance, automotive SoCs are positioned as a core technology that supports vehicle performance and functionality. The R-Car series has continuously evolved as a large-scale SoC by highly integrating a wide variety of SoC IPs, including CPUs, high-speed interfaces, memory, AI/video, functional safety, and security. Compared with the past, further improvements in fundamental performance—both higher speed and lower power efficiency—are required.

In addition, support for high-speed interfaces (DDR, SerDes, etc.), functional safety, advanced security, cutting-edge technologies such as neural networks, and short-TAT implementation of large-scale designs demand the integration of a broad range of technologies. These elemental technologies must be integrated into the SoC and thoroughly verified. As functionality becomes increasingly complex, verification technologies that can comprehensively and reliably validate all functions within a short development timeframe are indispensable.

Our department is responsible for defining verification strategies and methodologies required for large-scale SoC development and applying them to the product development flow. We are seeking engineers who can lead this technical domain. Furthermore, since design and verification are carried out in collaboration with design centers in India and Vietnam (working language: English), we are looking for engineers who can actively contribute in a global development environment. 【Role

Responsibilities】 - Define the overall strategy and grand design for SoC verification - Integrate verification strategies and methodologies into the product development flow - Evaluate and introduce new tools and verification flows 【What We Offer】 ・Opportunity to engage in the development of cutting-edge SoCs (System on Chips) used in autonomous driving systems. ・Participation in state-of-the-art

SoC development projects, offering significant opportunities for professional growth as an engineer. ・Hands-on involvement throughout the entire process, from development to release, while closely collaborating with automotive manufacturers. ・Work in a global environment with a development team composed of international members from the United States, Asia, India, Vietnam, and more. 【 What

Are We Looking For 】 ・Demonstrates leadership skills, capable of uniting a team and promoting collaboration to achieve common goals. ・Self-motivated and proactive, able to act quickly and independently in their work. ・Possesses strong management abilities, including tracking team progress, monitoring member status, and managing project timelines effectively.

## Qualifications

【MUST】 - Experience in digital circuit design and verification
- Strong analysis and debugging skills
- Knowledge of SystemVerilog Assertions (SVA) and hands-on experience using them in practical projects
- Knowledge of Formal Verification and hands-on experience applying it in actual design verification
- Knowledge of UVM (Universal Verification Methodology) and hands-on experience using it in practice 【WANT】 - Experience in timing design and LSI design using logic synthesis tools
- Knowledge of major SoC IPs, including CPU, GPU, image processing IPs, buses, and memory controllers

## At a glance
- Posted by the employer: Apr 6, 2026
- First seen by OpenNash: Oct 12, 2026
- Last checked: Oct 19, 2026
- Listed for: 196 days
- Location: Kodaira, Japan
- Employment type: Full-time[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000118848597-soc-rtl-verification-engineer-leader-)

## More jobs at Renesas Electronics

### [Application Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/97d0b8aceb7c75c13b01/)

Kodaira, Japan

### [Automotive MCU/SoC Test Development & Evaluation Automation Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/9c994a75d4fa47450634/)

Kodaira, Japan

### [CPU Subsystem Engineering Manager](https://jobs.opennash.com/companies/renesas-electronics/jobs/59409127dc16a5b15f7c/)

Kodaira, Japan

### [Edge AI / Embedded AI Development Tool Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/5f0550abdcd4b4ab0049/)

Kodaira, Japan

## Similar jobs at other companies

### [RTL Design (SOC) Engineer-Staff](https://jobs.opennash.com/companies/qualcomm/jobs/2b7e2461882285161fa8/)

Qualcomm · Bangalore, India

### [SOC RTL Design Engineer - Staff](https://jobs.opennash.com/companies/qualcomm/jobs/a5979eafc3a60d4abd8a/)

Qualcomm · Hyderabad, Telangāna, India

### [Principal SOC Performance Verification Engineer](https://jobs.opennash.com/companies/microsoft/jobs/4978befbe1d83beb7e57/)

Microsoft · India, Karnataka, Bangalore

### [Staff ASIC Digital Engineer (SOC Verification, PCIe) with 8 to 12 years of experience](https://jobs.opennash.com/companies/sandisk/jobs/3d2b2a850dec23a8b655/)

Sandisk 

### [Working Student - RTL Design for SoC Fault Tolerance & Error Detection (f/m/div)](https://jobs.opennash.com/companies/infineon-technologies/jobs/ff06c8b5953ff147853a/)

Infineon Technologies · Munich

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)