[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Renesas Electronics jobs](https://jobs.opennash.com/companies/renesas-electronics/) · [Search jobs](/search/)

Renesas Electronics · Bengaluru, KA, India

# Staff/ Senior Staff /Principal Engineer, Analog Design (Power & Analog ICs)

Bengaluru, KA, India Full-time Senior individual contributor Design 

Listed on Renesas Electronics’s official careers site. Posted October 6, 2026. Check that it is still open and apply there.
[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000153715233-staff-senior-staff-principal-engineer-analog-design-power-analog-ics-)

[OpenNash Jobs](https://jobs.opennash.com/) / [Renesas Electronics](https://jobs.opennash.com/companies/renesas-electronics/) / Staff/ Senior Staff /Principal Engineer, Analog Design (Power & Analog ICs)

## Job description

We are seeking a Staff/Senior Staff/ Principal - Analog Design Engineer with deep expertise in power management, analog, and mixed-signal IC development. This is a senior individual-contributor role requiring ownership of complex analog IP, subsystem architecture, converter design, and silicon execution from concept through production. The successful candidate will lead the design of key analog and power-management functions including switching converters, LDOs, charge pumps, references, sensors, protection circuits, data converters, and signal-conditioning blocks used across Renesas power and analog products.

The role requires strong technical judgment, architecture ownership, cross-functional collaboration, and the ability to drive first-silicon success. You will be expected to operate independently, resolve ambiguous technical challenges, establish design methodology, mentor engineers, and influence product architecture and execution through deep technical expertise.

### Responsibilities

Analog Architecture & Circuit Design Define and own the architecture of complex analog and power-management IP used in PMICs, converters, battery-management products, and mixed-signal devices. Design and own blocks such as positive and negative charge pumps, buck converters, source-sink LDOs, ultra-low-power oscillators, temperature sensors, current-sense circuits, SAR ADCs, voltage and current references, op-amps, comparators, analog buffers, level shifters, and protection circuits.

Translate product and top-level chip requirements into detailed block specifications, architecture decisions, circuit implementations, and verification plans. Perform block-level error budgeting and system-level trade-off analysis across performance, area, power, cost, robustness, and manufacturability. Converter & Control Loop Design Independently architect and design complete switching converters including buck, boost, and buck-boost converters, as well as LDOs and point-of-load devices.

Demonstrate deep understanding of analog feedback loops, control-loop stability, compensation implementation, and trade-offs across compensation strategies. Evaluate control architectures such as constant-frequency, constant-on-time, constant-off-time, voltage-mode, and current-mode control, and select the appropriate approach for product requirements. Ensure robust converter performance across process, voltage, temperature, load, line, startup, shutdown, and fault conditions.

Verification, Silicon & Production Support Drive analog verification and simulation strategy across schematic, extracted, pre-layout, and post-layout environments. Optimize simulation setups based on speed, convergence, accuracy, and parasitic conditions, and resolve simulator, model, and tool-related challenges. Own or support silicon validation, characterization, debug, qualification, production readiness, and root-cause analysis for silicon issues.

Collaborate with product engineering, test engineering, applications, reliability, and manufacturing teams across the complete product lifecycle. Physical Design, Reliability & Sign-off Collaborate closely with layout engineers from floor planning through chip-top completion, extraction, verification, and tape-out. Guide layout trade-offs related to matching, noise, parasitics, isolation, current density, electromigration, IR drop, thermal behavior, and high-current operation.

Demonstrate strong understanding of ESD, latch-up, I/O-ring protection, and other IC-level reliability requirements. Review physical implementation and extracted performance to ensure the design meets electrical, yield, reliability, and manufacturability targets. Technical Leadership & Methodology Drive analog design methodology, checklists, design reviews, reusable IP practices, and quality standards from concept through silicon success.

Lead technical reviews and provide clear architecture, design, verification, risk, and sign-off assessments to project leadership. Mentor junior and mid-level engineers through architecture reviews, circuit design, simulation strategy, layout collaboration, and silicon debug. Influence product architecture and technical roadmap decisions through demonstrated technical depth, while operating as a senior individual contributor rather than a formal people manager.

## Qualifications

Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related discipline. 6 to 15 years of relevant experience in analog, mixed-signal, or power-management IC design. Demonstrated ownership of complex analog IP, converter subsystems, or complete smaller ICs from architecture through silicon and production. Deep hands-on expertise in PMICs, switching regulators, LDOs, charge pumps, and complex analog IP development.

Strong understanding of analog feedback loops, control-loop compensation, stability analysis, and converter-architecture trade-offs. Experience with references, op-amps, comparators, buffers, level shifters, oscillators, sensors, current sensing, ADCs, and protection circuitry. Experience with industry-standard schematic design, simulation, extraction, and post-layout verification flows and tools. Strong understanding of analog layout effects, parasitics, matching, noise, reliability, ESD, latch-up, and IC-level robustness.

Experience taking products through design, verification, tape-out, silicon validation, debug, qualification support, and production release. Proven ability to establish design methodology, lead technical reviews, mentor engineers, and influence cross-functional decisions without requiring formal people-management authority. Strong communication and collaboration skills across global, multisite, and multicultural teams.

Self-driven, results-oriented, and able to deliver high-quality designs under tight schedules with limited supervision.

## At a glance
- Posted by the employer: Oct 6, 2026
- First seen by OpenNash: Oct 12, 2026
- Last checked: Oct 19, 2026
- Listed for: 13 days
- Location: Bengaluru, KA, India
- Employment type: Full-time[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000153715233-staff-senior-staff-principal-engineer-analog-design-power-analog-ics-)

## More jobs at Renesas Electronics

### [Director Engineering, Analog Design (Power ICs) - Chip Lead](https://jobs.opennash.com/companies/renesas-electronics/jobs/6fba84ec366427ba9039/)

Bengaluru, KA, India

### [Engineer, Design Verification](https://jobs.opennash.com/companies/renesas-electronics/jobs/b139c1f70b82218e7f7f/)

Bengaluru, KA, India

### [Principal Digital Engineer (DFT Design)](https://jobs.opennash.com/companies/renesas-electronics/jobs/59c67013daae5b874af2/)

Bengaluru, KA, India

### [Senior Engineer, Analog Circuit Design](https://jobs.opennash.com/companies/renesas-electronics/jobs/dfbd46a1086684155d7a/)

Bengaluru, KA, India

### [Senior Engineer, Design Verification (MCU)](https://jobs.opennash.com/companies/renesas-electronics/jobs/91baefee5103b4d3d97d/)

Bengaluru, KA, India

## Similar jobs at other companies

### [Staff/Sr Staff/Principal Engineer - Yield & Diagnostics Engineering](https://jobs.opennash.com/companies/qualcomm/jobs/ad0e216957302cdab622/)

Qualcomm · Bangalore, India

### [FPGA Emulation Engineer (Staff/ Senior Staff/ Principal)](https://jobs.opennash.com/companies/qualcomm/jobs/c3c5393500f6520ede77/)

Qualcomm · Ho Chi Minh, Hồ Chí Minh, Vietnam

### [Senior Staff/Staff Engineer Metrology](https://jobs.opennash.com/companies/infineon-technologies/jobs/ed0cd97dfd795a5a3a83/)

Infineon Technologies · Kulim

### [Staff / Senior Staff Engineer - Digital Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/16d277ec1859b13452ff/)

Infineon Technologies · Singapore

### [Staff Software Engineer](https://jobs.opennash.com/companies/alphabet/jobs/0642bb3244ad0f65673e/)

Alphabet 

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)