[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Renesas Electronics jobs](https://jobs.opennash.com/companies/renesas-electronics/) · [Search jobs](/search/) Renesas Electronics · Bengaluru, KA, India # Staff Engineer, STA and Synthesis Bengaluru, KA, India Full-time Senior individual contributor Operations Listed on Renesas Electronics’s official careers site. Posted September 10, 2026. Check that it is still open and apply there. [Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000148673159-staff-engineer-sta-and-synthesis) [OpenNash Jobs](https://jobs.opennash.com/) / [Renesas Electronics](https://jobs.opennash.com/companies/renesas-electronics/) / Staff Engineer, STA and Synthesis ## Job description The STA Engineer is responsible for ensuring robust timing closure and signoff readiness for block- and full-chip designs across all modes and corners. This role owns timing constraint development and validation, performs detailed setup/hold and variation-aware analysis, and partners closely with Synthesis, CTS, Physical Design, and Design teams to debug violations and drive ECO-based optimizations through tapeout. ### Responsibilities Perform full-chip and block-level Static Timing Analysis (STA) across all modes and corners. Analyze and debug setup, hold, recovery, removal, clock gating, and signal integrity-related timing violations. Work closely with Physical Design, Synthesis, CTS, and Design teams to achieve timing closure. Develop and maintain timing constraints including SDC creation, validation, and signoff readiness. Drive timing closure through ECO implementation and timing optimization. Analyze timing impact due to process, voltage, and temperature variations. Support timing signoff for pre-layout and post-layout stages. Perform cross-functional reviews for timing convergence and provide recommendations. Generate timing reports and communicate closure status to project stakeholders. ## Qualifications 7–10 years of experience in Static Timing Analysis (STA) and timing closure for block and/or full-chip designs. Strong understanding of CMOS fundamentals, timing concepts, and semiconductor design flow. Hands-on experience in setup/hold analysis, path-based analysis, OCV/AOCV/POCV, derates, and MMMC concepts. Good understanding of clock tree, clock uncertainty, latency, skew, and jitter. Experience in timing constraints development and debugging. Strong knowledge of SDC, timing exceptions, false paths, multicycle paths, and case analysis. Familiarity with timing closure techniques and ECO methodologies. Hands-on experience with industry-standard STA tools such as Synopsys PrimeTime or Cadence Tempus. Good scripting skills in Tcl, Perl, or Python. Ability to analyze and resolve timing violations independently. Nice to have Exposure to low-power timing analysis and UPF/CPF-aware STA. Familiarity with SI-aware timing, Crosstalk analysis, and IR-drop-aware timing closure. Knowledge of advanced technology nodes and variation-aware signoff methodologies. Exposure to automation and flow development. Experience in cross-functional collaboration with PD, RTL, and Signoff teams. ## At a glance - Posted by the employer: Sep 10, 2026 - First seen by OpenNash: Oct 12, 2026 - Last checked: Oct 19, 2026 - Listed for: 39 days - Location: Bengaluru, KA, India - Employment type: Full-time[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000148673159-staff-engineer-sta-and-synthesis) ## More jobs at Renesas Electronics ### [Mgr/Sr Mgr, Analog Engineering](https://jobs.opennash.com/companies/renesas-electronics/jobs/a99b8cde8197efec46c8/) Bengaluru, KA, India ### [Online Field Applications Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/6a79d5885770fe80f8d6/) Bengaluru, KA, India ### [Principal ATE Test Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/06ed631c824b1e42cc47/) Bengaluru, KA, India ### [Principal Analog Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/190558d9457b6d7a3997/) Bengaluru, KA, India ### [Principal Engineer, SOC Architect](https://jobs.opennash.com/companies/renesas-electronics/jobs/ab90b3f486d7784923cd/) Bengaluru, KA, India ## Similar jobs at other companies ### [DDR STA/Timing Engineer (Staff/ Senior Staff)](https://jobs.opennash.com/companies/qualcomm/jobs/d2d3adc5a6bb664535cf/) Qualcomm · Bangalore, India ### [Synthesis- Lead /Staff Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/4ee161cc28ad2aa59dcf/) Qualcomm · Chennai, Tamil Nādu, India ### [Synthesis & STA Engineer – High-Speed SerDes](https://jobs.opennash.com/companies/astera-labs/jobs/ef8962c766a6ffc43097/) Astera Labs · San Jose ### [STA Synthesis Engineer](https://jobs.opennash.com/companies/samsung-electronics/jobs/169f34453f0740958f08/) Samsung Electronics · SSIR, Goldstone, Bangalore, India ### [ASIC Synthesis and STA Engineer - New Grad](https://jobs.opennash.com/companies/ciena/jobs/8840ce0e60f710c99e30/) Ciena · Ottawa OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)