[Skip to main content](#main-content) [OpenNash Jobs](https://jobs.opennash.com/) [Hiring report](/reports/hiring/) · [All Renesas Electronics jobs](https://jobs.opennash.com/companies/renesas-electronics/) · [Search jobs](/search/) Renesas Electronics · Bengaluru, KA, India # Staff Digital Verification Engineer Bengaluru, KA, India Full-time Senior individual contributor Operations Listed on Renesas Electronics’s official careers site. Posted October 16, 2026. Check that it is still open and apply there. [Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000155911659-staff-digital-verification-engineer) [OpenNash Jobs](https://jobs.opennash.com/) / [Renesas Electronics](https://jobs.opennash.com/companies/renesas-electronics/) / Staff Digital Verification Engineer ## Job description ### Job Description Renesas is seeking a Staff Digital Design Verification Engineer to join our team developing complex power management SoCs. These products integrate digital control, telemetry, fault management, communication interfaces, configurable peripherals, and advanced power-control functions for AI, datacenter, enterprise computing, networking, and high-performance power delivery applications. You will independently own verification of significant blocks and features from planning through closure. The role combines hands-on UVM development, coverage-driven verification, complex debug, and close collaboration with architecture, RTL design, firmware, analog, validation, and systems teams. ### Responsibilities Own verification of complex digital blocks or major SoC features from requirements analysis through coverage closure. Develop feature-based verification plans from product, architecture, and microarchitecture specifications; identify gaps, ambiguities, corner cases, and risks. Build and extend reusable SystemVerilog/UVM environments, including sequences, monitors, scoreboards, checkers, assertions, and coverage models. Develop constrained random and targeted tests for normal operation, error handling, recovery, and system-level interactions. Drive functional, code, toggle, FSM, and assertion coverage closure using regression and coverage data. Debug RTL, testbench, assertion, integration, and regression failures; collaborate with design and firmware teams to isolate issues and verify fixes. Automate regression, triage, reporting, and analysis workflows using scripting and modern engineering tools. Communicate status, risks, dependencies, and closure evidence clearly; provide technical guidance to less-experienced engineers. ## Qualifications Bachelor's or master's degree in electrical engineering, Computer Engineering, Computer Science, or related field. 7 or more years of relevant digital design verification experience, or equivalent directly applicable experience. Demonstrated ownership of a complex block, subsystem, or major feature from verification planning through closure. Strong proficiency in SystemVerilog, UVM, constrained random verification, functional coverage, and SystemVerilog Assertions. Experience translating specifications into test plans, test scenarios, checkers, scoreboards, assertions, coverage models, and closure criteria. Hands-on experience developing and debugging reusable UVM environments and analyzing complex regression failures. Strong RTL and testbench debug skills, with the ability to distinguish design, environment, test, firmware, and specification issues. Working knowledge of digital design fundamentals, including state machines, clocks and resets, interrupts, register interfaces, memories, and clock-domain crossings. Proficiency in Linux and at least one scripting language such as Python, Bash, Perl, or Tcl. Ability to work independently and collaborate effectively across architecture, design, firmware, analog, validation, and systems teams. ### Preferred Qualifications Experience verifying complex SoCs, power management ICs, voltage regulators, digital controllers, or mixed-signal products. Experience verifying RTL interfaces to embedded processors, memory-mapped peripherals, and firmware-controlled hardware features. Familiarity with PMBus, AVSBus, SVID or SVI3, I2C, SPI, or similar control and communication protocols. Understanding of telemetry, fault and alert handling, power sequencing, multiphase regulation, or digital control loops. Experience with Cadence Xcelium, SimVision, vManager, JasperGold, Synopsys VCS, Verdi, or comparable tools. Experience with formal verification, gate-level simulation, silicon bring-up, or pre-silicon-to-silicon correlation. Experience improving regression infrastructure, coverage analytics, failure triage, or verification automation. What You Bring Strong technical ownership and a disciplined approach to verification completeness. Ability to reason beyond directed requirements and identify meaningful corner cases and feature interactions. Clear communication of technical risk, progress, and signoff evidence. A collaborative mindset and interest in improving verification methodology and productivity. ## At a glance - Posted by the employer: Oct 16, 2026 - First seen by OpenNash: Oct 19, 2026 - Last checked: Oct 19, 2026 - Listed for: 3 days - Location: Bengaluru, KA, India - Employment type: Full-time[Apply on Renesas Electronics’s careers site →](https://jobs.smartrecruiters.com/RenesasElectronics/744000155911659-staff-digital-verification-engineer) ## More jobs at Renesas Electronics ### [Mgr/Sr Mgr, Analog Engineering](https://jobs.opennash.com/companies/renesas-electronics/jobs/a99b8cde8197efec46c8/) Bengaluru, KA, India ### [Online Field Applications Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/6a79d5885770fe80f8d6/) Bengaluru, KA, India ### [Principal ATE Test Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/06ed631c824b1e42cc47/) Bengaluru, KA, India ### [Principal Analog Engineer](https://jobs.opennash.com/companies/renesas-electronics/jobs/190558d9457b6d7a3997/) Bengaluru, KA, India ### [Principal Engineer, SOC Architect](https://jobs.opennash.com/companies/renesas-electronics/jobs/ab90b3f486d7784923cd/) Bengaluru, KA, India ## Similar jobs at other companies ### [Staff Engineer Verification -IP Digital Functional Verification](https://jobs.opennash.com/companies/infineon-technologies/jobs/fff24ca2b5893cf8106f/) Infineon Technologies · Bangalore BTP ### [Senior/Staff Engineer - Digital Verification](https://jobs.opennash.com/companies/infineon-technologies/jobs/3ac9faeb80e1dfc274ba/) Infineon Technologies · Hanoi ### [Digital Design Verification Engineer, Staff](https://jobs.opennash.com/companies/qualcomm/jobs/a645ad2a0d00db966bb8/) Qualcomm · Toronto, Ontario, Canada ### [Staff ASIC Digital Engineer (SOC Verification, PCIe) with 8 to 12 years of experience](https://jobs.opennash.com/companies/sandisk/jobs/3d2b2a850dec23a8b655/) Sandisk ### [Physical Verification Engineer (Lead/Staff/Sr Staff) - Custom Silicon Group](https://jobs.opennash.com/companies/qualcomm/jobs/85dcb69cca06191c6637/) Qualcomm · Bangalore, India OpenNash lists jobs from employers’ own careers sites and does not handle applications. Dates come from the employer where stated; “first seen” and “last checked” are our own observations. OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)