[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Qualcomm jobs](https://jobs.opennash.com/companies/qualcomm/) · [Search jobs](/search/)

Qualcomm · Bangalore, India

# WIFI PHY Senior Design Verification Engineer

Bangalore, India Senior individual contributor Design 

Listed on Qualcomm’s official careers site. Posted February 27, 2026. Check that it is still open and apply there.
[Apply on Qualcomm’s careers site →](https://careers.qualcomm.com/careers/job/446715437728)

[OpenNash Jobs](https://jobs.opennash.com/) / [Qualcomm](https://jobs.opennash.com/companies/qualcomm/) / WIFI PHY Senior Design Verification Engineer

The employer’s listing has no description we could read. See it on their site.

## At a glance
- Posted by the employer: Feb 27, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 235 days
- Location: Bangalore, India[Apply on Qualcomm’s careers site →](https://careers.qualcomm.com/careers/job/446715437728)

## More jobs at Qualcomm

### [ASIC RTL Design Engineer (Sr. Engr / Sr. Lead Engr](https://jobs.opennash.com/companies/qualcomm/jobs/4ef229954ffd77d7dc88/)

Bangalore, India

### [BT - Design Verification Sr Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/8a4545cadb1eb8810d4d/)

Bangalore, India

### [BT - Design Verification Staff Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/4d2b145e2239da69b58e/)

Bangalore, India

### [CPU Design Sr Staff Verification Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/6f7830736284ef971ce9/)

Bangalore, India

## Similar jobs at other companies

### [ASIC Engineer, Design Verification](https://jobs.opennash.com/companies/meta-platforms/jobs/e2678a18475219c46218/)

Meta Platforms · Bangalore, India

### [Técnico N2 WIFI H/M Spain Spain ENGINEERING / DESIGN STUDIES / METHODS ENGINEERING / DESIGN STUDIES / METHODS](https://jobs.opennash.com/companies/vinci/jobs/dac02eb715aa976d68ec/)

VINCI · Spain

### [Design Verification Tech Lead- SerDes/PHY IP](https://jobs.opennash.com/companies/astera-labs/jobs/1e85866cfa743b0673c9/)

Astera Labs · San Jose

### [Principal Design Verification Engineer- SerDes/PHY IP](https://jobs.opennash.com/companies/astera-labs/jobs/58cb429a0ac36a8ee0cc/)

Astera Labs · San Jose

[Design jobs](/functions/design/)

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)