[Skip to main content](#main-content)

[OpenNash Jobs](https://jobs.opennash.com/)
[Hiring report](/reports/hiring/) · [All Qualcomm jobs](https://jobs.opennash.com/companies/qualcomm/) · [Search jobs](/search/)

Qualcomm · Markham, Ontario, Canada

# Mask Layout Designer

Markham, Ontario, Canada Design 

Listed on Qualcomm’s official careers site. Posted September 17, 2026. Check that it is still open and apply there.
[Apply on Qualcomm’s careers site →](https://careers.qualcomm.com/careers/job/446717286500)

[OpenNash Jobs](https://jobs.opennash.com/) / [Qualcomm](https://jobs.opennash.com/companies/qualcomm/) / Mask Layout Designer

The employer’s listing has no description we could read. See it on their site.

## At a glance
- Posted by the employer: Sep 17, 2026
- First seen by OpenNash: Jul 10, 2026
- Last checked: Oct 20, 2026
- Listed for: 102 days
- Location: Markham, Ontario, Canada[Apply on Qualcomm’s careers site →](https://careers.qualcomm.com/careers/job/446717286500)

## More jobs at Qualcomm

### [FY27 Intern - Low-Power AI, Audio, and Sensors Subsystem Engineering Internship - ASIC Design / Verification/Implementation - Canada (12 or 16 months)](https://jobs.opennash.com/companies/qualcomm/jobs/c14222ff6c31a736d8ee/)

Markham, Ontario, Canada

### [FY27 Intern - QDSP Hardware Physical Design Internship - Canada (12 or 16 months)](https://jobs.opennash.com/companies/qualcomm/jobs/1589d90e78f534040cde/)

Markham, Ontario, Canada

### [Physical Design Engineer](https://jobs.opennash.com/companies/qualcomm/jobs/3a9b5ac08a43410e755f/)

Markham, Ontario, Canada

### [Senior ASIC Design Engineer, Compute DSP/AI Processors (multiple levels)](https://jobs.opennash.com/companies/qualcomm/jobs/33c97891c5ffe261847c/)

Markham, Ontario, Canada

### [Senior ASIC Design Verification Engineer, Compute DSP/AI Processors (multiple levels)](https://jobs.opennash.com/companies/qualcomm/jobs/9c3c48413900f9e5b2cb/)

Markham, Ontario, Canada

## Similar jobs at other companies

### [Staff Engineer Layout and Mask Design](https://jobs.opennash.com/companies/infineon-technologies/jobs/ba99a561787308012852/)

Infineon Technologies · Bangalore BTP

### [CPU–SoC Mask Layout Designer (Diploma Level Contract role) - Silicon Engineering Group (SiG)](https://jobs.opennash.com/companies/intel/jobs/30c80f7a8b13ac3f9045/)

Intel 

### [Senior Mask Layout Design Engineer](https://jobs.opennash.com/companies/nvidia/jobs/db9244337d7435df6650/)

NVIDIA 

### [Lead Mask/Layout Design Tech](https://jobs.opennash.com/companies/honeywell-international/jobs/72f7facbedd1f571ac11/)

Honeywell International · Pune, Maharashtra, India

OpenNash lists jobs from employers’ own careers sites and does not handle applications.
Dates come from the employer where stated; “first seen” and “last checked” are our own observations.

OpenNash Jobs · Official listings with dates and links to the employer. [Weekly hiring report](/reports/hiring/) · [Methodology](/methodology/)